Datasheet
Table Of Contents
DS90CR217
SNLS226A –OCTOBER 2006–REVISED FEBRUARY 2013
www.ti.com
Figure 7. DS90CR217 (Transmitter) Setup/Hold and High/Low Times
Figure 8. DS90CR217 (Transmitter) Clock In to Clock Out Delay
Figure 9. DS90CR217 (Transmitter) Phase Lock Loop Set Time
Figure 10. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR217)
6 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DS90CR217