Datasheet

SCLK
SDATA
Data in
valid
1
3
4
2
SCS
5
6 7
DRV8823
SLVS913D –JANUARY 2009–REVISED JANUARY 2010 www.ti.com
TIMING REQUIREMENTS
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
1 t
CYC
Clock cycle time 62 ns
2 t
CLKH
Clock high time 25 ns
3 t
CLKL
Clock low time 25 ns
4 t
SU(SDATA)
Setup time, SDATA to SCLK 5 ns
5 t
H(DATA)
Hold time, SDATA to SCLK 1 ns
6 t
SU(SCS)
Setup time, SCS to SCLK 5 ns
7 t
H(SCS)
Hold time, SCS to SCLK 1 ns
6 Submit Documentation Feedback Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): DRV8823