Datasheet

Charge
Pump
Regulator
CP2
CP1
PVDD1
Phase A
( repeated for B& C)
High Side
Gate Drive
Low Side
Gate Drive
Timing
and
Control
Logic
SL _A
GH _A
GL _A
SH
_A
INH_A
INL
_A
OSC
OCTW
EN _GATE
M_PWM
DTC
Buck
Converter
VSENSE
PH
Motor
SN1
SP1
SN2
SP2
SO1 SO2
Current
Sense
Amplifier1
Current
Sense
Amplifier2
M_OC
FAULT
GAIN
BIAS
AGND
EN
_
BUCK
OC_ADJ
REF
Offset
½ Vref
Offset
½ Vref
Rshunt
1
GND
PVDD2
Trickle
Charge
GVDD
BST _A
BST _ BK
DC
_
CAL
PWRGD
SS
_
TR
RT
_
CLK
COMP
Power
Pad
DVDD
AVDD
Gate Driver
Control
&
Fault
Handling
PGND
GND PGNDAGND
PVDD1
DRV8302
www.ti.com SLES267 –AUGUST 2011
FUNCTION BLOCK DIAGRAM
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): DRV8302