Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) SSOP 24

16-Bit, Voltage Output, Serial Input

DIGITAL-TO-ANALOG CONVERTER

DESCRIPTION

The DAC7731 is a 16-bit Digital-to-Analog Converter (DAC)

which provides 16 bits of monotonic performance over the

specified operating temperature range and offers a +10V

internal reference. Designed for automatic test equipment

and industrial process control applications, the DAC7731

output swing can be configured in a ±10V, ±5V, or +10V

range. The flexibility of the output configuration allows the

DAC7731 to provide both unipolar and bipolar operation by

pin strapping. The DAC7731 includes a high-speed output

amplifier with a maximum settling time of 5µs to ±0.003%

FSR for a 20V full-scale change and only consumes 100mW

(typical) of power.

The DAC7731 features a standard 3-wire, SPI-compatible

serial interface with double buffering to allow asynchronous

updates of the analog output as well as a serial data output

line for daisy-chaining multiple DAC7731s. A user program-

mable reset control forces the DAC output to either min-scale

(0000

) or mid-scale (8000

), overriding both the input and

DAC register values. The DAC7731 is available in a

SSOP-24 package and three performance grades specified

to operate from –40°C to +85°C.

FEATURES

● LOW POWER: 150mW MAXIMUM

● +10V INTERNAL REFERENCE

● UNIPOLAR OR BIPOLAR OPERATION

● SETTLING TIME: 5µs to ±0.003% FSR

● 16-BIT MONOTONICITY, –40°C TO +85°C

● ±10V, ±5V, OR +10V CONFIGURABLE VOLTAGE

OUTPUT

● RESET TO ZERO OR MID-SCALE

● DOUBLE-BUFFERED DATA INPUT

● DAISY-CHAIN FEATURE FOR MULTIPLE

DAC7731s ON A SINGLE BUS

● SMALL SSOP-24 PACKAGE

APPLICATIONS

● PROCESS CONTROL

● ATE PIN ELECTRONICS

● CLOSED-LOOP SERVO CONTROL

● MOTOR CONTROL

● DATA ACQUISITION SYSTEMS

DAC7731

SBAS249B – DECEMBER 2001 – REVISED NOVEMBER 2007

www.ti.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Buffer

+10V

Reference

Control

Logic

Enable

Input

DAC

REFEN

RSTSEL

RST

LDAC

SCLK

SDO

SDI

REFADJ

REF

OUT

REF

OFFSET

RFB2

RFB1

OUT

AGND DGND

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

All trademarks are the property of their respective owners.

Summary of content (22 pages)

PAGE 1
DAC7731 DAC 773 1 SBAS249B – DECEMBER 2001 – REVISED NOVEMBER 2007 16-Bit, Voltage Output, Serial Input DIGITAL-TO-ANALOG CONVERTER FEATURES DESCRIPTION ● LOW POWER: 150mW MAXIMUM ● +10V INTERNAL REFERENCE ● UNIPOLAR OR BIPOLAR OPERATION ● SETTLING TIME: 5µs to ±0.
PAGE 2
ELECTROSTATIC DISCHARGE SENSITIVITY ABSOLUTE MAXIMUM RATINGS(1) VCC to VSS ........................................................................... –0.3V to +32V VCC to AGND ...................................................................... –0.3V to +16V VSS to AGND ...................................................................... –16V to +0.3V AGND to DGND ................................................................... –0.3V to 0.3V REFIN to AGND ...........................................
PAGE 3
ELECTRICAL CHARACTERISTICS All specifications at TA = TMIN to TMAX, VCC = +15V, VSS = –15V, VDD = +5V, Internal refi⁄ence enabled, unless otherwise noted.
PAGE 4
TIMING CHARACTERISTICS VCC = +15V, VSS = –15V, VDD = 5V; RL = 2kΩ to AGND; CL = 200pF to AGND; all specifications –40°C to +85°C, unless otherwise noted.
PAGE 5
TYPICAL CHARACTERISTICS INL (LSB) 6 4 2 0 –2 –4 –6 LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE Bipolar Configuration: VOUT = –10V to +10V TA = 85°C, Internal Reference Enabled 2.0 1.5 1.0 0.5 0.0 –0.5 –1.0 –1.5 –2.0 0000H 2000H 4000H 6000H 8000H A000H C000H E000H FFFFH 6 4 2 0 –2 –4 –6 LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE Bipolar Configuration: VOUT = –10V to +10V TA = 25°C, Internal Reference Enabled 2.0 1.5 1.0 0.5 0.0 –0.5 –1.0 –1.
PAGE 6
TYPICAL CHARACTERISTICS (Cont.) TA = +25°C (unless otherwise noted). VCC SUPPLY CURRENT vs DIGITAL INPUT CODE 3.4 3.3 VSS SUPPLY CURRENT vs DIGITAL INPUT CODE –1.50 Bipolar Configuration: VOUT = –10V to +10V External Reference, REFEN = 5V, TA = 25°C –1.75 3.1 ISS (mA) ICC (mA) 3.2 3.0 –2.00 –2.25 2.9 –2.50 Bipolar Configuration: VOUT = –10V to +10V TA = 25°C 2.8 –2.75 0000H 2000H 4000H 6000H 8000H A000H C000H E000H FFFFH 2.
PAGE 7
TYPICAL CHARACTERISTICS (Cont.) TA = +25°C (unless otherwise noted). POWER-SUPPY REJECTION RATIO vs FREQUENCY (Measured at VOUT) 10 –20 –10 –20 –30 –40 VSS –50 VCC –60 Bipolar Configuration: ±10V VOUT, Code FFFFH –VSS, VCC = 15V + 1Vp-p, VDD = 5V + 0.5Vp-p 0 PSRR (dB) –10 PSRR (dB) 10 Bipolar Configuration: ±10V VOUT Code 8000H –VSS, VCC = 15V + 1Vp-p VDD = 5V + 0.5Vp-p 0 POWER-SUPPY REJECTION RATIO vs FREQUENCY (Measured at VOUT) VSS –30 VCC –40 –50 VDD –60 –70 –70 –80 0.
PAGE 8
TYPICAL CHARACTERISTICS (Cont.) TA = +25°C (unless otherwise noted). POWER-SUPPY REJECTION RATIO vs FREQUENCY (Measured at REFOUT) 10 –20 VCC –30 –40 VDD VSS –50 –60 700 600 Code FFFFH 500 400 300 200 –70 Code 0000H 100 –80 1 800 OUTPUT NOISE vs FREQUENCY Unipolar Configuration, Internal Reference Enabled 800 Output Noise (nV/Hz) 0 –10 PSRR (dB) 900 Internal Reference Enabled –VSS, VCC = 15V + 1Vp-p, VDD = 5V + 0.5Vp-p 10 100 1K 10K Frequency (Hz) 100K 1M 10M 0 0.01K 0.
PAGE 9
TYPICAL CHARACTERISTICS (Cont.) TA = +25°C (unless otherwise noted).
PAGE 10
THEORY OF OPERATION The DAC7731 is a voltage output, 16-bit DAC with a +10V built-in internal reference. The architecture is an R-2R ladder configuration with the three MSBs segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 1. The output buffer is designed to allow userconfigurable output adjustments giving the DAC7731 output voltage ranges of 0V to +10V, –5V to +5V, or –10V to +10V. Please refer to Figures 2, 3, and 4 for pin configuration information.
PAGE 11
DAC7731 output amplifier into one of three voltage output modes as discussed earlier. VREF can also be used to drive other system components requiring an external reference. VCC DAC7731 0.1µF VSS 1µF 1 VCC 2 REFOUT 3 REFIN 4 REFADJ 5 VREF VSS 24 REFEN 23 RSTSEL 22 SCLK 21 CS 20 SDO 19 SDI 18 RFB2 LDAC 17 RFB1 RST 16 NC 15 6 ROFFSET 7 AGND 8 9 10 SJ (–10V to +10V) 11 VOUT TEST 14 VDD 12 VDD DGND 13 0.1µF 1µF 0.
PAGE 12
TIMING CONSIDERATIONS The DAC code is provided via a 16-bit serial interface, as shown in Table II. The digital input word makes up the digital code to be loaded into the data input register of the device. A typical data transfer and DAC output update take place as follows: Once CS is active (LOW), the DAC7731 is enabled on the serial bus and the 16-bit serial data transfer can begin.
PAGE 13
DAC via SDI and out of the DAC on SDO. Care must be taken that the LDAC signal to the DAC(s) is timed correctly so that valid data is transferred into the DAC register on each rising LDAC edge. (Valid data refers to the serial data latched on each of the 16 rising SCLK edges prior to the occurrence of a rising LDAC signal.) The rising edge of LDAC must occur before the first rising SCLK edge of the following 16-bit transfer. Figure 6 shows continuous transfer timing.
PAGE 14
RFB2 RFB1 8 9 10 SJ AGND 7 ROFFSET RPOT1 6 respectively. VREF DAC7731 Optional Gain Adjust 5 The architecture of the DAC7731 is designed in such a way as to allow for easily configurable offset and gain calibration using a minimum of external components. The DAC7731 has built-in feedback resistors and output amplifier summing points brought out of the package in order to make the absolute calibration possible.
PAGE 15
0V to +10V –10V to +10V –5V to +5V 10K 10K 10K R1 RS ISJ RANGE NOMINAL OFFSET ADJUSTMENT 0 5K 20K 2.5M 1.5M 1M ±2µA ±2.2µA ±1.7µA ±25mV ±55mV ±21mV REFOUT ADJUST RANGE 40 Typical REFOUT Adjustment Range 30 TABLE V. Recommended External Component Values for Symmetrical Offset Adjustment (VREF = 10V). Figure 12 illustrates the typical minimum offset adjustment ranges provided by forcing a current at SJ for a given output voltage configuration.
PAGE 16
LAYOUT A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The DAC7731 offers separate digital and analog supplies, as it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more important it will become to separate the analog and digital ground and supply planes at the device.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.com 9-Nov-2013 Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DAC7731E/1K SSOP DB 24 1000 330.0 16.4 8.2 8.8 2.5 12.0 16.0 Q1 DAC7731EB/1K SSOP DB 24 1000 330.0 16.4 8.2 8.8 2.5 12.0 16.0 Q1 DAC7731EC/1K SSOP DB 24 1000 330.0 16.4 8.2 8.8 2.5 12.0 16.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DAC7731E/1K SSOP DB 24 1000 367.0 367.0 38.0 DAC7731EB/1K SSOP DB 24 1000 367.0 367.0 38.0 DAC7731EC/1K SSOP DB 24 1000 367.0 367.0 38.
PAGE 21
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 22
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.