Datasheet
DAC7728
www.ti.com
SBAS461A –JUNE 2009–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS: Dual-Supply (continued)
All specifications at T
A
= T
MIN
to T
MAX
, AV
DD
= +16.5V, AV
SS
= –16.5V, DV
DD
= +5V, REF-A and REF-B = +5V, gain = 6,
AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values
(1)
, unless otherwise noted.
DAC7728
PARAMETER CONDITIONS MIN TYP MAX UNIT
OFFSET DAC OUTPUT
(14) (15)
Voltage output V
REF
= +5V 0 5 V
Full-scale error T
A
= +25°C ±0.25 LSB
Zero-code error T
A
= +25°C ±0.25 LSB
Linearity error ±0.5 LSB
Differential linearity error ±1 LSB
ANALOG MONITOR PIN (V
MON
)
Output impedance
(16)
T
A
= +25°C 2000 Ω
Three-state leakage current 100 nA
REFERENCE INPUT
Reference input voltage range
(17)
1.0 5.5 V
Reference input dc impedance 10 MΩ
Reference input capacitance 10 pF
DIGITAL INPUT
(14)
IOV
DD
= +4.5V to +5.5V 3.8 0.3 + IOV
DD
V
High-level input voltage, V
IH
IOV
DD
= +2.7V to +3.3V 2.3 0.3 + IOV
DD
V
IOV
DD
= +1.7V to +2.0V 1.5 0.3 + IOV
DD
V
IOV
DD
= +4.5V to +5.5V –0.3 0.8 V
Low-level input voltage, V
IL
IOV
DD
= +2.7V to +3.3V –0.3 0.6 V
IOV
DD
= +1.7V to +2.0V –0.3 0.3 V
CLR, LDAC, RST, A0 to A4, R/W, and CS ±1 μA
Input current
USB/BTC, RSTSEL, and D0 to D11 ±5 μA
CLR, LDAC, RST, A0 to A4, R/W, and CS 5 pF
Input capacitance USB/BTC, RSTSEL, and D0 to D11 12 pF
GPIO 14 pF
DIGITAL OUTPUT
(14)
IOV
DD
= +2.7V to +5.5V, sourcing 1mA IOV
DD
– 0.4 IOV
DD
V
High-level output voltage, V
OH
(D0 to D11)
IOV
DD
= +1.8V, sourcing 200μA 1.6 IOV
DD
V
IOV
DD
= +2.7V to +5.5V, sinking 1mA 0 0.4 V
Low-level output voltage, V
OL
(D0
to D11, BUSY, and GPIO)
IOV
DD
= +1.8V, sinking 200μA 0 0.2 V
High-impedance leakage current D0 to D11, BUSY, and GPIO ±5 μA
High-impedance output
BUSY and GPIO 14 pF
capacitance
(14) Specified by design.
(15) Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary
no more than ±1 LSB from the nominal number listed in Table 8. These pins are not intended to drive an external load, and must not be
connected during dual-supply operation.
(16) 8000Ω when V
MON
is connected to Reference Buffer A or B.
(17) Reference input voltage ≤ DV
DD
.
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): DAC7728