Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Counter Binary counter 74HCT Negative slope 27 MHz SOIC 14

Data sheet acquired from Harris Semiconductor

SCHS186E

Features

• Fully Static Operation

• Buffered Inputs

• Common Reset

• Negative-Edge Clocking

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55

C to 125

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N

= 30%, N

= 30% of V

at V

= 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

= 0.8V (Max), V

= 2V (Min)

- CMOS Input Compatibility, I

≤ 1µA at V

, V

Description

The ’HC393 and ’HCT393 are 4-stage ripple-carry binary

counters. All counter stages are master-slave ﬂip-ﬂops. The

state of the stage advances one count on the negative

transition of each clock pulse; a high voltage level on the MR

line resets all counters to their zero state. All inputs and

outputs are buffered.

Pinout

CD54HC393, CD54HCT393

(CERDIP)

CD74HC393, CD74HCT393

(PDIP, SOIC)

TOP VIEW

Ordering Information

PART NUMBER

TEMP. RANGE

(

C) PACKAGE

CD54HC393F3A -55 to 125 14 Ld CERDIP

CD54HCT393F3A -55 to 125 14 Ld CERDIP

CD74HC393E -55 to 125 14 Ld PDIP

CD74HC393M -55 to 125 14 Ld SOIC

CD74HC393MT -55 to 125 14 Ld SOIC

CD74HC393M96 -55 to 125 14 Ld SOIC

CD74HCT393E -55 to 125 14 Ld PDIP

CD74HCT393M -55 to 125 14 Ld SOIC

CD74HCT393MT -55 to 125 14 Ld SOIC

CD74HCT393M96 -55 to 125 14 Ld SOIC

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel.

The sufﬁx T denotes a small-quantity reel of

250.

1CP

1MR

1Q0

1Q1

1Q2

1Q3

GND

2CP

2MR

2Q0

2Q1

2Q2

2Q3

September 1997 - Revised August 2003

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

CD54HC393, CD74HC393,

CD54HCT393, CD74HCT393

High-Speed CMOS Logic

Dual 4-Stage Binary Counter

[

/Title

(

CD74

C393

D74

CT39

)

Sub-

ect

(

High

peed

MOS

Summary of content (17 pages)

PAGE 1
[ /Title (CD74 HC393 , CD74 HCT39 3) /Subject (High Speed CMOS CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 Data sheet acquired from Harris Semiconductor SCHS186E High-Speed CMOS Logic Dual 4-Stage Binary Counter September 1997 - Revised August 2003 Features Description • Fully Static Operation The ’HC393 and ’HCT393 are 4-stage ripple-carry binary counters. All counter stages are master-slave flip-flops.
PAGE 2
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 Functional Diagram 3 1Q0 1 1CP 2 1MR 4 BINARY COUNTER 1Q1 5 1Q2 6 1Q3 11 13 2CP 12 2MR 2Q0 10 BINARY COUNTER 2Q1 9 2Q2 8 2Q3 GND = 7 VCC = 14 TRUTH TABLE OUTPUTS CP COUNT Q0 Q1 Q2 Q3 0 L L L L 1 H L L L 2 L H L L 3 H H L L 4 L L H L 5 H L H L 6 L H H L 7 H H H L 8 L L L H 9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H H 15 H H H H CP COUNT MR OUTPUT
PAGE 3
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 Logic Diagram Φ 1(13) CP Φ Q Φ Q Φ R Q Φ Q Φ R Q Φ Q Φ R Q Q R 2(12) MR 3(11) 4(10) Q1 Q0 3 5(9) Q2 6(8) Q3
PAGE 4
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 Absolute Maximum Ratings Thermal Information DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V DC Input Diode Current, IIK For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA DC Output Diode Current, IOK For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . .
PAGE 5
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 DC Electrical Specifications (Continued) TEST CONDITIONS SYMBOL VI (V) IO (mA) High Level Input Voltage VIH - - Low Level Input Voltage VIL - High Level Output Voltage CMOS Loads VOH VIH or VIL PARAMETER VCC (V) 25oC -40oC TO 85oC -55oC TO 125oC MIN TYP MAX MIN MAX MIN MAX UNITS 4.5 to 5.5 2 - - 2 - 2 - V - 4.5 to 5.5 - - 0.8 - 0.8 - 0.8 V -0.02 4.5 4.4 - - 4.4 - 4.4 - V -4 4.5 3.98 - - 3.84 - 3.
PAGE 6
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 Prerequisite for Switching Specifications (Continued) 25oC PARAMETER Reset Recovery Time Reset Pulse Width -40oC TO 85oC -55oC TO 125oC SYMBOL VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS tREC 2 5 - - 5 - 5 - ns 4.5 5 - - 5 - 5 - ns 6 5 - - 5 - 5 - ns 2 80 - - 100 - 120 - ns 4.5 16 - - 20 - 24 - ns 6 14 - - 17 - 20 - ns fMAX 4.5 27 - - 22 - 18 - MHz tW 4.
PAGE 7
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393 Switching Specifications Input tr, tf = 6ns (Continued) TEST SYMBOL CONDITIONS PARAMETER HCT TYPES Propagation Delay Time (Figure 1) tPLH, tPHL nCP to nQ0 25oC -40oC TO 85oC -55oC TO 125oC VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS CL = 50pF 4.5 - - 32 - 40 - 48 ns CL =15pF 5 - 13 - - - - - ns nCP to nQ1 tPLH, tPHL CL = 50pF 4.5 - - 44 - 55 - 66 ns nCP to nQ2 tPLH, tPHL CL = 50pF 4.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.com (4) 25-Sep-2013 There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing CD74HC393M96 SOIC D 14 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 CD74HC393MT SOIC D 14 250 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 CD74HCT393M96 SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) CD74HC393M96 SOIC D 14 2500 367.0 367.0 38.0 CD74HC393MT SOIC D 14 250 367.0 367.0 38.0 CD74HCT393M96 SOIC D 14 2500 367.0 367.0 38.0 CD74HCT393MT SOIC D 14 250 367.0 367.0 38.
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.