Datasheet

PIN CONFIGURATION
V
SS
5
STAT2
4
STAT1
3
NC
2
IN
1
6 7 8 9 10
ISET
PG
CE
VBSEL
OUT
bq24083
bq24083
www.ti.com .............................................................................................................................................................. SLUS848A – MAY 2008 – REVISED APRIL 2009
DRC PACKAGE
(TOP VIEW)
TERMINAL FUNCTIONS
TERMINAL I/O DESCRIPTION
NAME NO.
CE 9 I Charge enable input (active-low)
N.C. 2 – No Connection. Leave this pin unconnected. Used for internal test purposes.
IN 1 I Adapter dc voltage. Connect minimum 0.1- µ F capacitor to V
SS
.
Charge current. External resistor to V
SS
sets precharge and fast-charge current, and also the termination
ISET 6 I
current value. Can be used to monitor the charge current.
OUT 10 O Charge current output. Connect minimum 0.1- µ F capacitor to V
SS
.
PG 8 O Power-good status output (open-drain)
STAT1 3 O
Charge status outputs (open-drain)
STAT2 4 O
VBSEL 7 I Voltage output selection. (HI = 4.06 V, LO = 4.2 V)
V
SS
5 – Ground
There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device.
The exposed thermal pad must be connected to the same potential as the VSS pin on the printed-circuit
Thermal pad – –
board. Do not use the thermal pad as the primary ground input for the device. The VSS pin must be
connected to ground at all times.
Copyright © 2008 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s) :bq24083