Datasheet
ADS8363
ADS7263
ADS7223
SBAS523B –OCTOBER 2010–REVISED JANUARY 2011
www.ti.com
ELECTRICAL CHARACTERISTICS: ADS7223
All minimum/maximum specifications at T
A
= –40°C to +125°C, specified supply voltage range, VREF = 2.5V (int), and t
DATA
=
1MSPS, unless otherwise noted. Typical values are at T
A
= +25°C, AVDD = 5V, and DVDD = 3.3V.
ADS7223
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
RESOLUTION 12 Bits
DC ACCURACY
INL Integral nonlinearity –0.5 ±0.2 +0.5 LSB
DNL Differential nonlinearity –0.5 ±0.1 +0.5 LSB
V
OS
Input offset error –2 ±0.2 +2 mV
V
OS
match ADC to ADC –1 ±0.1 +1 mV
dV
OS
/dT Input offset thermal drift 1 mV/°C
Referenced to the voltage at
G
ERR
Gain error –0.1 ±0.01 +0.1 %
REFIOx
G
ERR
match ADC to ADC –0.1 ±0.005 +0.1 %
Referenced to the voltage at
G
ERR
/dT Gain error thermal drift 1 ppm/°C
REFIOx
CMRR Common-mode rejection ratio Both ADCs, dc to 100kHz 92 dB
AC ACCURACY
SINAD Signal-to-noise + distortion V
IN
= 5V
PP
at 10kHz 71 72 dB
SNR Signal-to-noise ratio V
IN
= 5V
PP
at 10kHz 72 73 dB
THD Total harmonic distortion V
IN
= 5V
PP
at 10kHz –86 –84 dB
SFDR Spurious-free dynamic range V
IN
= 5V
PP
at 10kHz 84 86 dB
ELECTRICAL CHARACTERISTICS: GENERAL
All minimum/maximum specifications at T
A
= –40°C to +125°C, specified supply voltage range, VREF = 2.5V (int), and t
DATA
=
1MSPS, unless otherwise noted. Typical values are at T
A
= +25°C, AVDD = 5V, and DVDD = 3.3V.
ADS8363, ADS7263, ADS7223
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ANALOG INPUT
(CHxxP – CHxxN) or CHxx to
FSR Full-scale input range –V
REF
+V
REF
V
CMx
V
IN
Absolute input voltage CHxxx to AGND –0.1 AVDD + 0.1 V
C
IN
Input capacitance CHxxx to AGND 45 pF
C
ID
Differential input capacitance 22.5 pF
I
IL
Input leakage current –16 16 nA
PSRR Power-supply rejection ratio AVDD = 5.5V 75 dB
SAMPLING DYNAMICS
Half-clock mode 17.5 t
CLK
t
CONV
Conversion time per ADC
Full-clock mode 35 t
CLK
Half-clock mode 2 t
CLK
t
ACQ
Acquisition time
Full-clock Mode 4 t
CLK
f
DATA
Data rate 25 1000 kSPS
t
A
Aperture delay 6 ns
t
A
match ADC to ADC 50 ps
t
AJIT
Aperture jitter 50 ps
Half-clock mode 0.5 20 MHz
f
CLK
Clock frequency
Full-clock mode 1 40 MHz
Half-clock mode 50 2000 ns
t
CLK
Clock period
Full-clock mode 25 1000 ns
4 Submit Documentation Feedback Copyright © 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): ADS8363 ADS7263 ADS7223