Datasheet

ManualsBrandsMAXIM INTEGRATED ManualsData collecting ICsData acquisition IC - AD converter (ADC) External uMAX 10

�� Maxim Integrated Products 18

MAX11101

14-Bit, +5V, 200ksps ADC with 10µA Shutdown

Supplies, Layout, Grounding and Bypassing

Use PCBs with separate analog and digital ground

planes. Do not use wire-wrap boards. Connect the two

ground planes together at the MAX11101. Isolate the

digital supply from the analog with a low-value resistor

(10I) or ferrite bead when the analog and digital sup-

plies come from the same source (Figure 14).

Constraints on sequencing the power supplies and

inputs are as follows:

U Apply AGND before DGND.

U Apply AIN and REF after AVDD and AGND are present.

U DVDD is independent of the supply sequencing.

Ensure that digital return currents do not pass through

the analog ground and that return-current paths are

low impedance. A 5mA current flowing through a PCB

ground trace impedance of only 0.05I creates an error

voltage of about 250FV, 1 LSB error with a 4V full-scale

system.

The board layout should ensure that digital and analog

signal lines are kept separate. Do not run analog and dig-

ital (especially the SCLK and DOUT) lines parallel to one

another. If one must cross another, do so at right angles.

The ADCs high-speed comparator is sensitive to high-

frequency noise on the AVDD power supply. Bypass an

excessively noisy supply to the analog ground plane with

a 0.1FF capacitor in parallel with a 1FF to 10FF low-ESR

capacitor. Keep capacitor leads short for best supply-

noise rejection.

Ordering Information

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns

(footprints), go to www.maxim-ic.com/packages. Note that a

“+”, “#”, or “-” in the package code indicates RoHS status only.

Package drawings may show a different suffix character, but

the drawing pertains to the package regardless of RoHS status.

Figure 14. Powering AVDD and DVDD from a Single Supply

+Denotes a lead(Pb)-free/RoHS-compliant package.

PART TEMP RANGE PIN-PACKAGE

MAX11101EUB+

-40NC to +85NC 10 FMAX

MAX11101EWC+

-40NC to +85NC

12 WLP

PACKAGE

TYPE

PACKAGE

CODE

OUTLINE

NO.

LAND

PATTERN NO.

10 FMAX

U10+2

21-0061 90-0330

12 WLP W121A2+1

21-0009

Refer to

Application

Note 1891

SCLK

DOUT

AGND

DGND

AIN

10Ω

REF

AVDD

DVDD

DOUT

SCLK

AIN

REF

+5V

4.7µF

0.1µF

GND

MAX11101