Datasheet

MAX11047–MAX11049/MAX11057–MAX11059
4-/6-/8-Channel, 16-/14-Bit,
Simultaneous-Sampling ADCs
12 ______________________________________________________________________________________
Pin Description (continued)
PIN
MAX11047
(TQFP-EP)
MAX11048
(TQFP-EP)
MAX11049
(TQFP-EP)
NAME FUNCTION
18 18 18 EOC
Active-Low, End-of-Conversion Output. EOC goes low when a conversion is
completed. EOC goes high when a conversion is initiated.
19 19 19 CONVST
Convert Start Input. The rising edge of CONVST ends sample and starts a
conversion on the captured sample. The ADC is in acquisition mode when
CONVST is low and CONVST mode = 0.
20 20 20 SHDN
Shutdown Input. If SHDN is held high, the entire device enters and stays in a
low-current state. Contents of the Configuration register are not lost when in
the shutdown state.
23, 28, 32,
38, 43, 49,
53, 58
23, 28, 32,
38, 43, 49,
53, 58
23, 28, 32,
38, 43, 49,
53, 58
AGNDS Signal Ground. Connect all AGND and AGNDS inputs together.
24, 29, 35,
46, 52, 57
24, 29, 35,
46, 52, 57
24, 29, 35,
46, 52, 57
AV
DD
Analog Supply Input. Bypass AVDD to AGND with a 0.1µF capacitor at each
AVDD input.
25, 30, 36,
45, 51, 56
25, 30, 36,
45, 51, 56
25, 30, 36,
45, 51, 56
AGND Analog Ground. Connect all AGND inputs together.
26, 55 26, 55 26, 55 RD C _S E N S E Reference Buffer Sense Feedback. Connect to RDC plane.
27, 33, 40,
48, 54
27, 33, 40,
48, 54
27, 33, 40,
48, 54
RDC
Reference Buffer Decoupling. Connect all RDC outputs together. Bypass to
AGND with at least an 80µF total capacitance. See the Layout, Grounding,
and Bypassing section.
31, 34,
47, 50
31, 50 — I.C. Internally Connected. Connect to AGND.
37 34 31 CH0 Channel 0 Analog Input
39 37 34 CH1 Channel 1 Analog Input
41 41 41 REFIO
External Reference Input/Internal Reference Output. Place a 0.1µF capacitor
from REFIO to AGND.
42 39 37 CH2 Channel 2 Analog Input
44 42 39 CH3 Channel 3 Analog Input
— 44 42 CH4 Channel 4 Analog Input
— 47 44 CH5 Channel 5 Analog Input
— — 47 CH6 Channel 6 Analog Input
— — 50 CH7 Channel 7 Analog Input
61 61 61 WR
Active-Low Write Input. Drive WR low to write to the ADC. Configuration
registers are loaded on the rising edge of WR.
62 62 62 CS
Active-Low Chip-Select Input. Drive CS low when reading from or writing to
the ADC.
63 63 63 RD
Active-Low Read Input. Drive RD low to read from the ADC. Each rising edge
of RD advances the channel output on the data bus.
64 64 64 DB15 16-Bit Parallel Data Bus Digital Out Bit 15
———EP
Exposed Pad. Internally connected to AGND. Connect to a large ground
plane to maximize thermal performance. Not intended as an electrical
connection point.