Report

ManualsBrandsIntel ManualsOtherIntel Server Board S5520HCT

Intel® Server System S5400SFHS-SATA Errata and Contingencies

May 21, 2008 13

Applicable error message

(Type N/A if the error message

or failing text is excessive or if

there is no text)

PCI Compliance test causes the system to hang after testing Power

Management capability of the graphics devices. This occurs after

the device are put into various D-states and then recovered to D0

state. Cause: The AMD/ATI graphics devices require that the

VBIOS be re-posted after transition to various D-states and

recovery to D0 state which the PCIHCT doesn't do.

Additional information

(for example, test system in a

multiple system configuration)

Operating system

(Windows XP, Windows 2000, etc.)

Failure type

(Contingency, Errata, Incident)

ID number

Windows Server 2008 Errata 1114

Failing test name

PCI Hardware Compliance Test

Applicable error message

(Type N/A if the error message

or failing text is excessive or if

there is no text)

According to the PCI Express Base Specification, Rev 2.0 Section

7.8.8, this bit field is undefined when the link is not up. If there is

not PCIe device behind the bridge, then the link can NOT be up

and therefore the field is undefined. Bit 13 in the same register

(Link Status) can be used to determine if the link is active (up).

The PCIHCT uses the Presence Detect State bit of the Slot Status

the Presence Detect State bit only returns valid data if the Slot

Implemented bit is set (bit 8 of PCIe capabilities register). If the

PCIe root port or downstream port will never have a device behind

it, the Slot Implemented bit is cleared to 0. Per the spec, PDS will

always be 1 when the Slot Implemented bit is clear. Therefore PDS

can not be used to determine device presence when the SI bit is

clear.