ADS1298ECG-FE/ADS1198ECG-FE ECG Front-End Performance Demonstration Kit User's Guide Literature Number: SBAU171C May 2010 – Revised September 2012
Contents ......................................................................... 7 ...................................................................................... 7 1.2 Introduction ............................................................................................................... 8 1.3 Supported Features ..................................................................................................... 8 1.4 Features Not Supported in Current Version ..................................
www.ti.com ....................................................................... 51 B.2 ADS1x98ECG-FE Power-Supply Recommendations ............................................................ 53 Appendix C Software Installation ................................................................................................. 54 C.1 Minimum Requirements ............................................................................................. 54 C.2 Installing the Software ..............................
www.ti.com List of Figures 1 ADS1x98ECG-FE Kit ....................................................................................................... 9 2 ADS1x98ECG-FE Default Jumper Locations .......................................................................... 10 3 Software Start Screen/About Tab ....................................................................................... 12 4 User Menu - File Item ...................................................................................
www.ti.com 48 Cardiosim ECG Simulator Tool .......................................................................................... 52 49 Recommended Power Supply for ADS1x98ECG-FE ................................................................. 53 50 Initialization of ADS1x98ECG-FE 51 License Agreement ........................................................................................................ 54 52 Installation Process...............................................................
www.ti.com List of Tables 6 1 ADS1x98ECG-FE Default Jumper/Switch Configuration ............................................................. 11 2 ADS1298 Lead Measurements .......................................................................................... 36 3 Derived Lead Calculations 4 RLD Jumper Options ...................................................................................................... 37 5 ADS1x98ECG-FE Default Jumper/Switch Configuration ..........................
User's Guide SBAU171C – May 2010 – Revised September 2012 ADS1298ECG-FE/ADS1198ECG-FE This user's guide describes the characteristics, operation, and use of the ADS1298ECG-FE and ADS1198ECG-FE. The ADS1298ECG-FE and ADS1198ECG-FE are evaluation modules for the ADS1298, an eight-channel, 24-bit, and ADS1198, an eight-channel, 16-bit, analog-to digital converter (ADC).
ADS1298ECG-FE/ADS1198ECG-FE Overview 1.2 www.ti.com Introduction The ADS1x98ECG-FE is intended for evaluating the ADS1298 and ADS1198 for ECG and EEG applications. The digital SPI™ control interface is provided by the MMB0 Modular EVM motherboard that connects to the ADS1x98ECG FE evaluation board. The ADS1x98ECG-FE (see Figure 1) is NOT a reference design for ECG and EEG applications; rather, its purpose is to expedite evaluation and system development.
ADS1298ECG-FE/ADS1198ECG-FE Overview www.ti.com Figure 1. ADS1x98ECG-FE Kit The complete kit includes the following items: • ADS1x98ECG-FE printed circuit board (PCB) • MMB0 (Modular EVM motherboard) • Universal AC to DC wall adapter, 120V - 240VAC to +6VDC 1.
Quick Start 2 www.ti.com Quick Start This section provides a QuickStart guide to quickly begin evaluating the EVM using the ADS1x98ECG-FE software. 2.1 Default Jumper/Switch Configuration Figure 2 shows the jumpers found on the ADS1x98ECG-FE EVM and the respective factory default conditions for each. Figure 2. ADS1x98ECG-FE Default Jumper Locations Table 1 lists the jumpers and switches and the factory default conditions.
Quick Start www.ti.com Table 1. ADS1x98ECG-FE Default Jumper/Switch Configuration Jumper Default Position Description JP1 Installed RLD feedback JP2 Installed 1-2 AVDD selected for bipolar supply operation selected (AVDD = +2.
Using the ADS1298ECG-FE Software 3 www.ti.com Using the ADS1298ECG-FE Software The ADS1298ECG-FE software provides complete control over all the settings of the ADS1298. By using the user interface (UI), the ADS1298 control registers can be manipulated to evaluate the various options available on the device. Figure 3 shows the starting UI screen of the software. The UI consists of a user menu (Section 3.1), a few top-level controls (Section 3.
Using the ADS1298ECG-FE Software www.ti.com 3.1 Application User Menu The application user menu is located along the top of the application menu. It consists of two items: File and Help. File Menu (see Figure 4) The File menu provides several options: • Capture Screen takes a screen capture of the current view of the application and saves it as to a file specified by the user. • Save Configuration Settings saves the current states of the ADS1298 control registers for reloading at a later time.
Using the ADS1298ECG-FE Software www.ti.com The CONTINUOUS control starts a repeated acquisition process. This function acquires the requested samples and repeats the data acquisition until the button is turned off. Within a single acquisition cycle, the points will be contiguous, but from acquisition to acquisition, there may be points missing. The Analysis Data input referred checkbox changes the displayed data that is read from the ADC.
Using the ADS1298ECG-FE Software www.ti.com 3.4 ADC Register Tab The ADC Register tab provides controls to manipulate ADC control registers of the ADS1298. Details of the control registers are provided in the product datasheet. The ADC Register tab consists of a few controls and several sub-tabs that further divide the control registers into different functions groups. The sub-tabs are: • Channel Registers tab (Section 3.4.2) • LOFF and RLD tab (Section 3.3) • GPIO and Other Registers tab (Section 3.4.
Using the ADS1298ECG-FE Software 3.4.2 www.ti.com Channel Registers Tab (ADC Register) The Channel Register tab provides access to control registers that control different properties/settings for the ADC channels. The control register are grouped into two groups: Global Channel Registers and Channel Control Registers. 3.4.2.
Using the ADS1298ECG-FE Software www.ti.com AVDD AVDD ADS129x ADS129x 10MW INP INP PGA INN PGA INN 10MW a) Pull-Up/Pull-Down Resistors b) Current Source Figure 10. Lead-Off Excitation Options 3.4.2.2 Channel Control Registers The Channel Control Registers box allows the user to uniquely configure the front-end MUX for each ADC channel. Additionally, at the top of the Channel Control Registers box (see Figure 8) is the option to globally set all channels to the same setting.
Using the ADS1298ECG-FE Software 3.4.3 www.ti.com LOFF and RLD Tab (ADC Register) The LOFF and RLD tab provides control over the Lead-Off Detection and Current Control Registers and the Right Leg Derivation Control Registers. The tab and controls are shown in Figure 12. Figure 12. LOFF and RLD Tab 3.4.3.
Using the ADS1298ECG-FE Software www.ti.com Figure 10 describes the mode for Lead-Off Detection (that is, resistive or current source) and the 4-bit DAC settings to configure the lead-off threshold. Figure 13 illustrates the connections from the positive and negative inputs to the lead-off comparators. The output of the comparators is viewed by using Show/Poll Lead Off Status control as described in Section 3.2 LOFF_STATP VINP VINN PGA To ADC LOFF_STATN 4-Bit DAC COMP_TH[2:0] Figure 13.
Using the ADS1298ECG-FE Software 3.4.4 www.ti.com GPIO and OTHER Registers Tab (ADC Register) The GPIO and Other Registers tab, located under the Analysis tab, includes controls for GPIO1 through GPIO4, respiration phase and frequency, routing of the Wilson amplifiers, and derivation of the Goldberger terminals. Figure 14 shows the GPIO and OTHER Registers tab and all controls contained on the tab. Figure 14.
Using the ADS1298ECG-FE Software www.ti.com 3.4.4.1 Wilson Central and Augmented Lead Registers The Wilson Central Voltage (an average voltage between the right arm [RA], left arm [LA], and left leg [LL] connections) can be derived from any combination of positive and negative terminals from channels 1-4 and routed to the WCT pin. Likewise, the Augmented Leads (AVF, AVL, AVR) may be derived from channels 1-4 and routed to the negative terminal of channels 5, 6, and 7.
Using the ADS1298ECG-FE Software 3.4.5 www.ti.com Register Map (ADC Register) The Register Map tab is a helpful debug feature that allows the user to view the state of all the internal registers. This tab is illustrated in Figure 16. Refresh Registers control updates the register map values with the current register settings of the ADS1298. NOTE: Figure 16 shows registers for ADS1298. The RESP register is not present for the ADS1198. Figure 16.
Using the ADS1298ECG-FE Software www.ti.com 3.5 Analysis Tab The Analysis tab provides access to the different analysis options that are available using the software. The different analyses are grouped by sub-tabs: • Scope tab (Section 3.5.1) • Histogram tab (Section 3.5.2) • FFT tab (Section 3.5.3) • ECG tab (Section 3.5.4) 3.5.1 Scope Tab (Anaysis) The Scope tool is useful for examining the exact amplitude of the measured input signals from each channel.
Using the ADS1298ECG-FE Software 3.5.1.1 www.ti.com Zoom Tool The zoom tool allows the user to zoom in either on all channels simultaneously or on a single channel. Figure 19 shows an example of the waveform examination tool with the magnifying glass zoomed in on Channel 2. In this case, the tool makes it much easier to determine that the noise seen on the ECG waveform is a result of 50Hz/60Hz line cycle noise. Figure 19.
Using the ADS1298ECG-FE Software www.ti.com 3.5.2 Histogram Tab (Analysis) The Histogram tool is used primarily to see the bin separation of the different amplitudes of the ECG waveform harmonics. Figure 20 illustrates the histogram output for a 12-lead signal. The same ECG Signal Zoom analysis may be used on the histogram plots for a more detailed examination of the amplitude bins. Figure 20.
Using the ADS1298ECG-FE Software 3.5.3 www.ti.com FFT Tab The FFT tool allows the user to examine the channel-specific spectrum as well as typical figures of merit such as SNR, THD, ENOB, and CMRR. Each feature is numbered below and described in detail in the following subsections. Figure 22 illustrates an FFT plot for a normal electrode configuration. Figure 22.
Using the ADS1298ECG-FE Software www.ti.com 3 - FFT Analysis Pressing the FFT Analysis button pulls up the FFT Analysis window shown in Figure 24. This window provides calculated parameters obtained from the collected data that may be useful during evaluation. One of the values included in this analysis is the channel-to-channel noise. Figure 24.
Using the ADS1298ECG-FE Software www.ti.com Figure 26.
Using the ADS1298ECG-FE Software www.ti.com 3.5.4 ECG Tab (Analysis) This tool allows the user to examine the input signal according to the different lead configurations. For a detailed description of the lead configurations, see Table 2 in Section 4.6. Figure 27 shows Leads I-III and the Augmented Lead outputs with the input MUX configured in Normal Electrode mode. Figure 27 also shows numerical annotations 1 to 4, which highlight the different features of this tool.
Using the ADS1298ECG-FE Software www.ti.com The low-pass filter controls a digital low-pass filter, whose order and cutoff frequency are controlled using the Filter Order and Cutoff Freq controls in the low-pass filter part of the Post Processing Filters group (left side of the box).
Using the ADS1298ECG-FE Software www.ti.com 3.6 Save Tab The Save tab provides the user the ability to save the collected data for a record of the evaluation or further analysis. Reference the previous sections for the list of the anlaysis data available for each analysis. The Analysis to Save group allows the user to save the different analysis calculations that were performed on the data.
Using the ADS1298ECG-FE Software www.ti.com Figure 30.
ADS1x98ECG-FE Input Signals www.ti.com 4 ADS1x98ECG-FE Input Signals NOTE: Before evaluating specific ECG functions, it is recommended that the user acquire data with inputs shorted internally. This configuration ensures that the board is operating properly. 4.1 Input Short Testing By default, the EVM powers up with the individual channels to an internal short with a data rate of 500SPS and a PGA gain of 6.
ADS1x98ECG-FE Input Signals 4.3 www.ti.com Temperature Sensor The internal temperature sensor on the ADS1298 is shown in Figure 32. When the internal MUX is routed to the temperature sensor input, the ADC internal temperature is calculated from the ADC output voltage using Equation 1. AVDD 1x 2x 8x 1x AVSS Figure 32.
ADS1x98ECG-FE Input Signals www.ti.com 4.4 Normal Electrode Input The Normal Electrode input on the MUX routes the inputs (VINP and VINN) differentially to the internal PGA, as Figure 11 illustrates. In this mode, an ECG, sine wave, or pulse generator may be connected to test the ADS1298. Figure 34 shows a typical six-lead output when connected to a 5mVPEAK, 80BPM ECG signal. Figure 34. Normal Electrode ECG Connection in ECG Display Tab 4.4.
ADS1x98ECG-FE Input Signals www.ti.com The voltage used to derive the right leg drive for both the positive and negative electrodes may also be measured with respect to (AVDD + AVSS)/2. 4.6 Lead Derivation The EVM is configured to generate the 12 ECG signals using 10 electrodes connected to the eight ADC channels. Lead I, Lead II, and V1-V6 are computed in the analog domain, while the augmented leads and Lead III are computed digitally. The channel assignments are described in Table 2.
ADS1x98ECG-FE Input Signals www.ti.com 4.8.1 RLD Common Mode Voltage The RLD common mode voltage can be set to (AVDD+AVSS)/2 or to an externally provided source. If the application requires the common mode to be set to any voltage other than mid-supply, this can be accomplished by setting the appropriate bit in the Configuration 3 Register. On the ADS1298ECG-FE, the external RLDREF voltage is set using resistor R1 and adjustable resistor R2 (R1 and R2 are not installed by default).
ADS1x98ECG-FE Input Signals www.ti.com Figure 35 shows an example waveform created by a Fluke Medsim 300B processed by the ADS1298 at a data rate of 8kSPS. Using higher data rates increases power consumption because all channels must sample at this data rate simultaneously; thus, the PACE buffers offer the flexibility to process PACE signals separately from the ADS1298. The signal must be AC coupled to obtain the waveform\ shown below. Figure 35.
ADS1298ECG-FE/ADS1198ECG-FE Hardware Details www.ti.com 5 ADS1298ECG-FE/ADS1198ECG-FE Hardware Details The ADS1298 ECG front-end evaluation board is configured to be used with the TI MMB0 data converter evaluation platform. The ADS1298ECG-FE board is a four-layer circuit board. The board schematic and layout are provided in Appendix A. The ADS1298ECG-FE can be used as a demonstration board for standard, 12-lead ECG applications with an input configuration of 10 electrodes.
ADS1298ECG-FE/ADS1198ECG-FE Hardware Details 5.1 www.ti.com Jumper Description Table 5 shows the jumpers on the ADS1298ECG-FE and options available for each jumper. Table 5. ADS1x98ECG-FE Default Jumper/Switch Configuration Jumper Function Settings JP1 Installed RLD feedback JP2 AVDD supply source 1-2: AVDD selected for bipolar supply operation (AVDD = +2.5V) 2-3: AVDD selected for single supply operation (AVDD = +3.
ADS1298ECG-FE/ADS1198ECG-FE Hardware Details www.ti.com Table 5.
ADS1298ECG-FE/ADS1198ECG-FE Hardware Details www.ti.com Table 7. Analog Supply Configurations (AVDD/AVSS) Unipolar Analog Supply Bipolar Analog Supply AVDD/AVSS 3V 5V ±1.5V ±2.5V JP20 1-2 1-2 2-3 2-3 JP2 2-3 2-3 1-2 1-2 U7 TPS73230 TPS73250 Don't Care Don't Care U9 Don't Care Don't Care TPS73201 TPS73201 U8 Don't Care Don't Care TPS72301 TPS72301 R52 Don't Care Don't Care 21kΩ 47.5kΩ R53 Don't Care Don't Care 78.7kΩ 43kΩ R56 Don't Care Don't Care 23.3kΩ 49.
ADS1298ECG-FE/ADS1198ECG-FE Hardware Details www.ti.com Table 10. External Reference Jumper Options Internal Reference External Reference ADS1298 Reference VREF = 2.5V VREFP = 4.096V VREFP = 2.5V JP25 Don't Care 2-3 1-2 JP3 Not Installed Installed Installed The software uses the VREF value from the Reference Voltage control (CONFIG3 register) in Section 3.4.2.1) to calculate the input-referred voltage value for all the tests. The default value is 2.5V.
ADS1298ECG-FE/ADS1198ECG-FE Hardware Details 5.7.1 www.ti.com Patient Simulator Input The output from any typical patient simulator can be directly fed into the DB15 connector (J1). For all measurements in this user guide, a Fluke medSim 300B simulator was used as the ECG signal source (Figure 37) . The simulator is capable of generating ECG signals down to 50µV of amplitude. Particular attention must be given to the common-mode value of the input signal for proper data capture.
www.ti.com Appendix A Schematics, BOM, Layout, and ECG Cable Details This section contains the complete bill of materials, printed circuit board (PCB) layouts, and schematic diagrams for the ADS1x98ECG-FE. NOTE: Board layouts are not to scale. These are intended to show how the board is laid out; they are not intended to be used for manufacturing ADS1298ECG-FE PCBs. A.1 ADS1x98ECG-FE Front-End Board Schematics The ADS1x98ECG-FE schematic is appended to this document.
Bill of Materials A.2 www.ti.com Bill of Materials Table 13 lists the bill of materials for the ADS1x98ECG-FE. Table 13.
Bill of Materials www.ti.com Table 13. Bill of Materials: ADS1x98ECG-FE (continued) Count RefDes Size Part Number MFR 14 R6, R7, R10, R14, R18, R22, R26, R30, R34, R38, R40, R44, R67, R75 Resistor, 10.0kΩ 1/10W 1% SMD 0603 RC0603FR-0710KL Yageo (1) Description 1 R8 Resistor, 392kΩ 1/10W 1% SMD 0603 RC0603FR-07392KL Yageo 10 R9, R13, R17, R21, R25, R29, R33, R37, R39, R43 Resistor, 22.1kΩ 1/10W 1% SMD 0603 RC0603FR-0722K1L Yageo 1 R52 Resistor, 47.
Printed Circuit Board Layout A.3 www.ti.com Printed Circuit Board Layout Figure 38 through Figure 43 show the ADS1x98ECG-FE PCB layouts. 48 Figure 38. Top Component Placement Figure 39. Top Layer Figure 40. Bottom Component Placement Figure 41.
Printed Circuit Board Layout www.ti.com Figure 42. Internal Ground Plane (Layer 2) SBAU171C – May 2010 – Revised September 2012 Submit Documentation Feedback Figure 43.
ECG Cable Details A.4 www.ti.com ECG Cable Details Figure 44 shows the details of the recommended ECG cable. Cable details: • 10-lead ECG cable for Philips/HP-snap, button (Part No: 010302013); http://www.biometriccables.com/index.php?productID=692 • 10-lead ECG cable for Philips/HP-Clip-on type (Part No: 010303013A); http://www.biometriccables.com/index.php?productID=693 Another compatible cable for the ADS1298ECG-FE: HP/Philips/Agilent-compatible 10-lead ECG cable. Figure 44.
www.ti.com Appendix B External Optional Hardware B.1 Optional External Hardware (Not Included) The input of the ADS1x98ECG-FE requires a DB15 connector. Figure 45 illustrates the most optimal cable connection to the ADS1298ECG-FE. Figure 46 and Figure 47 show two alternate ways that cables can be constructed to interface with the ADS1x98ECG-FE. Figure 48 shows an alternate testing tool to the instrument used in the tests for this user guide (refer to Section 5.7.1). Figure 45.
Optional External Hardware (Not Included) www.ti.com Figure 48.
ADS1x98ECG-FE Power-Supply Recommendations www.ti.com B.2 ADS1x98ECG-FE Power-Supply Recommendations Figure 49 shows a +6V power-supply cable (not provided in the EVM kit) connected to a battery pack with four 1.5V batteries connected in series. Connecting to a wall-powered source (provided in the EVM kit) makes the ADS1x98ECG-FE more susceptible to 50Hz/60Hz noise pickup; therefore, for best performance, it is recommended to power the ADS1x98ECG-FE with a battery source.
www.ti.com Appendix C Software Installation C.1 Minimum Requirements Before installing the software, verify that the PC meets the minimum requirements outlined below. • Pentium III®/ Celeron® processor, 866MHz or equivalent • Minimum 256MB of RAM (512MB or greater recommended) • USB 1.
Installing the Software www.ti.com Figure 50. Initialization of ADS1x98ECG-FE Figure 51. License Agreement Figure 52. Installation Process Figure 53.
1 2 3 4 AVDD AVDD D R9 22.1k AVDD AVSS AVDD R11 NI D1 NI R10 47pF C72 47pF AGND AGND JP11 ECG_V2 R12 NI R17 R18 22.1k 10k ECG_V2 NI AVSS AVDD AVSS AVDD R19 NI D5 NI C78 NI 10k C91 6 5 C26 47pF AGND AGND R20 NI R27 NI D8 NI C27 NI C28 47pF AVSS JP9 ECG_V4 R25 R26 22.1k 10k ECG_V4 NI AVSS C79 C93 47pF C32 47pF AGND AGND D NI JP6 ECG_V6 R28 NI ECG_V6 NI AVSS AVDD AVDD AVSS AVDD AVDD D2 NI R13 22.
1 2 3 4 6 5 AVDD C21 NI AVDD 5 AGND ECG_SHD_DRV 4 U2 NI R4 1 JP17 C22 JP1 AGND R2 R3 ECG_RL C20 WCT R60 NI R61 NI R62 NI R63 NI R64 NI R65 NI R66 NI JP16 NI C3 AVSS AVSS JP26 1 3 0 R8 392K 0.01uF AVDD R59 NI D R5 NI NI AVSS ECG_RL NI NI 2 D R1 NI 3 C90 2 4 1uF C13 RLDINV RLDOUT RLDIN ECG_SHD_DRV AVSS VCAP3 AVDD 0.
1 2 3 4 6 5 D D External Reference 2 3 C34 4 NI N/C VIN R50 C40 7 C35 TEMP GND NI 6 OUT NI NI AVDD 5 TRIM C43 AVSS C41 NI 7 1 U3 NI N/C AVDD N/C 8 External Reference Drivers NI 8 AGND 1 2 3 C36 4 NI N/C VIN U4 NI JP25 N/C AVDD N/C C R49 NI OUT NI 6 C37 TEMP GND R47 3 R51 JP3 NI NI VREFP NI C38 NI C39 NI C42 NI AGND NI TRIM 6 NI C R48 NI U5 4 7 2 8 AVSS 5 C44 AVSS AVSS NI AVSS NOT INSTALLED B B ti A A 12500 TI Boulevard.
1 2 3 4 6 5 C48 D D 3 5 1uF 10uF C47 10uF 1uF IN OUT 1 C50 1uF 10uF TPS60403 AGND VCC_-5v 3.3uH C49 C51 10uF AGND AGND 4 AGND C46 CFLY- 2 3.3uH L2 GND C45 TP4 U6 L1 CFLY+ VCC_5v AGND TP5 U7 1 IN OUT L3 5 C52 C 1uF 3 R54 NI EN C53 C54 2.2uF 10uF 3.3uH +3.0V JP2 C55 AVDD C 10uF AGND AGND 2 AGND GND NR/FB AGND 4 C57 TPS73230 R55 NI C56 0.1uF NI AGND AGND TP13 U9 1 IN OUT L5 5 C58 1uF 3 EN C60 2.2uF 10uF +2.5V 3.
1 2 3 4 6 5 D D MDK Interface Connectors DVDD DVDD C71 100uF R67 10K C70 J4 J2 1 3 5 7 9 11 13 15 17 19 C JP23 J3 2 4 6 8 10 12 14 16 18 20 JP21 SPI_CLK SPI_CS SPI_IN SPI_OUT SPI_DRDY EXT_CLK 1 3 5 7 9 11 13 15 17 19 CLKSEL TP7 2 4 6 8 10 12 14 16 18 20 VCC_5v JP4 GPIO1 /RESET GPIO2 VCC_3.3V C94 C68 C69 100uF 0.1uF SPI_START JP22 SCL AGND SDA 8 6 5 7 VCC SCL SDA WP AGND 0.1uF 1 3 5 7 9 TP9 VCC_1.8V JP24 VCC_3.3V TP10 TP8 C 0.1uF VCC_3.
EVALUATION BOARD/KIT/MODULE (EVM) ADDITIONAL TERMS Texas Instruments (TI) provides the enclosed Evaluation Board/Kit/Module (EVM) under the following conditions: The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods.
FCC Interference Statement for Class B EVM devices This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications.
【Important Notice for Users of this Product in Japan】 】 This development kit is NOT certified as Confirming to Technical Regulations of Radio Law of Japan If you use this product in Japan, you are required by Radio Law of Japan to follow the instructions below with respect to this product: 1. 2. 3. Use this product in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.
EVALUATION BOARD/KIT/MODULE (EVM) WARNINGS, RESTRICTIONS AND DISCLAIMERS For Feasibility Evaluation Only, in Laboratory/Development Environments. Unless otherwise indicated, this EVM is not a finished electrical equipment and not intended for consumer use.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.