User's Manual

ManualsBrandsIngenu ManualsElectronicsWireless Network Module

Ingenu&Confidential&and&Proprietary.&"#$%!&'()*+,-!$%!,'-!-'!.+!)%+&/!&$%(0'%+&/!'1!&$%-1$.)-+&!-'!2,3',+!4$-#')-!

+561+%%!41$--+,!(',%+,-!71'*!8,9+,):!"#+!1+ ( $6$+, -!'7!-#$%!& ' () * + , -!%#200!1+%6+( -!-#+!%+()1$-3 !'7!-#$%!& '( ) * + ,- !

2,&! *2$,-2$,! -#+! (',7$&+,-$20$-3! '7! -#+! $,7'1*2-$',!$-! (',-2$,%:! "#+! *2%-+1! ('63! '7! -#$%! &'()*+,-! $%! %-'1+&!$,!

+0+(-1',$(! 7'1*2-/! -#+1+7'1+! 2,3! #21&! '1! %'7-! ('63! )%+&! 7'1! &$%-1$.)-$',! 6)16'%+%! *)%-! .+! (',%$&+1+&! 2%!

),(',-1'00+&:!;+7+1+,(+!%#')0&!.+!*2&+!-'!8,9+,):!-'!'.-2$,!-# + !02-+ %-!1+ <$%$' ,:&

,2,'='&+!8,-+912-$',!

>6+($7$(2-$',!

Preliminary&

Summary of content (74 pages)

PAGE 1
! ! ! nanoNode!Integration! Specification! Preliminary& ! ! ! Ingenu&Confidential&and&Proprietary.&This!document!is!not!to!be!used,!disclosed,!or!distributed!to!anyone!without! express!written!consent!from!Ingenu.!The!recipient!of!this!document!shall!respect!the!security!of!this!document! and! maintain! the! confidentiality! of! the! information! it! contains.
PAGE 2
! Ingenu! 10301!Meanley!Drive! San!Diego,!CA!92131! U.S.A.! ! Copyright!©!2016!OnLRamp!Wireless,!Inc.! All!Rights!Reserved.! ! The!information!disclosed!in!this!document!is!proprietary!to!OnLRamp!Wireless,!Inc.!(owned!by!Ingenu)!and!is!not! to! be! used! or! disclosed! to! unauthorized! persons! without! the! written! consent! of! Ingenu! The! recipient! of! this! document! shall! respect! the! security! of! this! document! and! maintain! the! confidentiality! of! the! information! it! contains.
PAGE 3
! Contents! 1&Overview&....................................................................................................................&1! 1.1!RPMA™!Network!...........................................................................................................!1! 1.2!nanoNode!......................................................................................................................!1! 1.3!References/Tools!...................................................................................
PAGE 4
nanoNode!Integration!Specification!L!Preliminary! Contents! 5.3!Host!Initialization!.........................................................................................................!19! 5.4!Startup!(Power!On)!Sequence!......................................................................................!19! 5.5!Wake!Sequence!............................................................................................................!21! 5.5.1!Wake!Sequence!(Synchronous)!............................
PAGE 5
nanoNode!Integration!Specification!L!Preliminary! Contents! 10.7.1!Product!Labels!..................................................................................................!49! 10.7.2!RF!Exposure!Statement!.....................................................................................!50! 10.8!WEEE!Directive!..........................................................................................................!50! 10.9!REACH!Directive!......................................................
PAGE 6
nanoNode!Integration!Specification!L!Preliminary! Contents! Figure!12.!HostLDriven!Reset!Sequence!.......................................................................!23! Figure!13.!Host!MRQ!Release/nanoNode!Allowed!to!Sleep!Sequence!.........................!24! Figure!14.!nanoNode!Oscillator!Calibration:!Current!(Amps)!vs!Time!(Seconds)!..........!26! Figure!15.!Representative!Current!Consumption!During!Deep!Sleep,!Idle,!RX,!and!TX;! x16!Spreading!Factor!..............................................
PAGE 7
nanoNode!Integration!Specification!L!Preliminary! Contents! ! ! vii! 014L0065L00!Rev.
PAGE 8
! Revision!History! Revision! Release!Date! Change!Description! X1$ May$11,$2016$$ Initial$release.$ X2$ June$3,$2016$ !$ X3$ June$6,$2016$ !$ Updated:$ "$ Address$ "$ WAKE$definition$ "$ Block$diagram$ "$ Antenna$design$ Clarified$various$other$areas$of$the$document.$ !$ IC$to$ISED$and$other$minor$regulatory$changes.$ ! ! ! ! viii! 014L0065L00!Rev.
PAGE 9
! 1$Overview! This!document!provides!a!brief!overview!of!the!RPMA™!Network!as!well!as!guidelines!allowing! an!integrator!to!design!a!Host!product!that!utilizes!the!nanoNode!and!ensures!that!the!system! meets!all!of!its!technical!objectives!and!requirements.! 1.1$RPMA™!Network! Ingenu!has!developed!RPMA,!a!wireless!technology!providing!the!world’s!best!coverage,! capacity,!long!life,!and!interoperability!for!IOT!devices.
PAGE 10
nanoNode!Integration!Specification!L!Preliminary! Overview! is!an!LGALstyle!module!designed!to!be!soldered!directly!onto!a!host!board!via!SMT!processes.! For!details,!see!Appendix!B:!PCB!Land!Pattern!and!Keepouts.! Table&1.&nanoNode&Specifications& nanoNode&(PN&550Z0083Z00)& Dimensions!(per!unit)! 33.02!mm!!x!!22.86!mm! 1.3!inches!x!0.9!inches! Weight!(per!unit)! 5.36!grams!(0!.190!ounces)! Transmit!Power! +23.
PAGE 11
nanoNode!Integration!Specification!L!Preliminary! Overview! 1.3$References/Tools! The!following!documents!are!referenced!and!provide!more!detail.! !$ EMC&Compliance&Guide&(010Z0037Z00)& Provides!information!for!“driving”!the!Node!through!various!modes!in!order!to!perform! regulatory!tests!for!FCC!and!ETSI.!! NOTE:! The!nanoNode!is!FCC!modular!certified.!Many!device!partners!have!only!been!able! to!do!a!paper!filing,!rather!than!full!compliance!testing.
PAGE 12
! 2$DC!and!AC!Characteristics! 2.1$Absolute!Maximum!Ratings! Operating!outside!of!these!ranges!may!damage!the!unit.! The!nanoNode!is!MSL!3Lrated!and!should!be!handled!as!an!MSL!3!device!per!IPC/JEDEC!JLSTDL 033!(latest!revision).!See!section!11.3!for!further!information.! Table&2.&Absolute&Maximum&Ratings& Parameter& Min& Max& Unit& Storage!Temperature! L40! 85! ⁰C! Operating!Temperature! L40! 85! ⁰C! Vbatt!Input!Voltage! 2.2! 6.0! V! 3.3V!Supply! 3.1! 3.
PAGE 13
nanoNode!Integration!Specification!L!Preliminary! Description& DC!and!AC!Characteristics! Min& Typ& Max& Units& VOL!–!Voltage!Output,!Low!(4mA!sink)! 0! ! 0.4! V! VOH!–!Voltage!Output!High!(4mA!source)!! 2.4! ! 3.3! V! SPI!Clock!–!Note!11! 0.1! ! 8.6! MHz! Operating!Temperature! L40! ! +85! °C! Storage!Temp! L40! ! +85! °C! Humidity!–!nonLcondensing! 5! ! 95! %! Ramp!Temperature!(maximum!rate!at!which!operating! temperature!should!change)! ! ! 30! °C/Hr.
PAGE 14
nanoNode!Integration!Specification!L!Preliminary! DC!and!AC!Characteristics! Description& Min& Typ& Max& Units& Transmitter!Spurious!Outputs!–!Note!9! !!!!30MHz!to!2400MHz:! !!!!2482MHz!to!8000MHz:! ! ! !
PAGE 15
nanoNode!Integration!Specification!L!Preliminary! DC!and!AC!Characteristics! 2.3$Effects!of!Temperature!and!Voltage! The!nanoNode!is!based!largely!on!Complementary!Metal–Oxide–Semiconductor!(CMOS)! technology.!The!current!drain!of!CMOS!circuitry!can!vary!substantially!over!Temperature.!The! RF!circuitry!and!its!performance!also!vary!substantially!over!Temperature.!! The!nanoNode!utilizes!two!main!power!domains:! 1.$ VBATT!L!2.2L5.5V.
PAGE 16
nanoNode!Integration!Specification!L!Preliminary! DC!and!AC!Characteristics! ! Figure&5.&Idle&Current&(mA)&vs&Temperature&(°C)&at&3.3V&Input& ! ! Figure&6.&Max&Rx&Gain&Current&(mA)&vs&Temperature&(°C)&at&3.3V&Input&& ! ! Figure&7.&Max&Tx&(23.3&dBm)&Current&(mA)&vs&Temperature&(°C)&at&3.3V&Input&& ! 8! 014L0065L00!Rev.
PAGE 17
! 3$Electrical!Interface! This!chapter!describes!the!electrical!interface!of!the!nanoNode!and!how!the!Host!processor!controls!for! the!nanoNode.!! NOTE:&!Appendix!C!provides!a!pin!comparison!between!the!nanoNode!and!the!microNode.& Table&5.&nanoNode&Pin&Descriptions& ! Pin&#& Pin&Name& Signal&Direction& Relative&to&nanoNode& Signal&Type& Comment& 1! WAKE! Output! CMOS_O*! This!is!a!1.8V!output!signal!that! reflects!the!status!of!the!Node’s! power!state.
PAGE 18
nanoNode!Integration!Specification!L!Preliminary! ! Electrical!Interface! Pin&#& Pin&Name& Signal&Direction& Relative&to&nanoNode& Signal&Type& Comment& 9! CS! Input! CMOS_I! SPI!Chip!Select(Note!other!slaves! are!prohibited!on!the!SPI!interface,! but!this!pin!must!be!controlled!by! the!Host!Common!Library).!It! CANNOT!be!tied!low!on!the!PCB.
PAGE 19
nanoNode!Integration!Specification!L!Preliminary! Electrical!Interface! Pin&#& Pin&Name& Signal&Direction& Relative&to&nanoNode& Signal&Type& Comment& 15! TIME_QUAL! Output! CMOS_O! This!pin!is!reserved!and!should!be! left!as!Do!Not!Connect.! ! NOTES:! 1.$ The!VDD!of!the!internal!logic!of!the!nanoNode!is!3.3Volt.! 2.$ The!Host!is!the!SPI!Master!and!the!nanoNode!is!the!SPI!Slave.! 3.$ CMOS_I:!!The!Node!input!voltages!are!3.3V!CMOS!levels.!VIH!=!2.0V!(minimum)!and!! VIL!=!0.8V!(maximum).! 4.
PAGE 20
nanoNode!Integration!Specification!L!Preliminary! Electrical!Interface! This!switching!of!“noisy”!and!“clean”!becomes!clear!(and!important)!when!working!with!battery! operated!devices!and!optimal!low!power!drain.! 3.1.4$ON_OFF! This!input!signal!controls!the!powerLon!of!the!LDO!circuitry!for!the!nanoNode.!This!signal!is! controlled!by!the!Host!Common!Library,!compiled!onto!the!user’s!apps!processor.
PAGE 21
nanoNode!Integration!Specification!L!Preliminary! Electrical!Interface! 3.1.9$TOUT! This!signal!is!a!Time!Synchronizing!signal!that!pulses!high!upon!specific!network!timing!events.! 3.1.10$RF_TXENA! This!signal!indicates!when!the!device!is!transmitting.!When!transmitting,!it!is!recommended! that!the!Host!processor!use!this!opportunity!as!a!trigger!to!read!the!system!“Vbatt”!power!line! to!show!battery!voltage!under!maximum!load.!! 3.1.
PAGE 22
nanoNode!Integration!Specification!L!Preliminary! Electrical!Interface! 3.2.2$Harsh!Environments! The!nanoNode!employs!miniature!surfaceLmounted!components!in!its!assembly.!If!the!target! design!is!intended!for!high!humidity!or!salt!environments!and!intended!to!have!a!long!service! life,!it!is!recommended!that!the!designer!take!necessary!precautions!to!guard!against! prolonged!exposure!to!moisture!and!other!contaminants.
PAGE 23
! 4$Applications! This!chapter!describes!two!major!methods!of!implementing!the!nanoNode:!Powered!and! battery!operated!modes.! 1.! Powered&Operating&Mode& “Powered”!refers!to!the!Host!board!and!its!power!supply.!Specifically,!it!refers!to!a!good! solid,!consistent!power!supply!–!such!as!an!AC!powered!source.!In!this!type!of!usage!case,! the!Host!can!potentially!supply!a!good!clean!3.3!V!rail!(pin!4)!without!regard!to!extreme! detail!of!optimizing!power!consumption.! 2.
PAGE 24
nanoNode!Integration!Specification!L!Preliminary! !$ Applications! Wide!operating!temperatures! "$ High!capacity! "$ 2.2!V!–!3.6!V!direct!voltage!over!the!operating!temperature!and!discharge! characteristics!of!the!cell! In!this!case,!assume!that:! !$ The!VBATT!pin!of!the!Node!is!connected!directly!to!the!cell!(2.2!V!–!3.6!V).! !$ The!3V3!signal!of!the!Node!is!connected!directly!to!the!3.3!V!regulator.!The!regulator!is! turned!ON/OFF!depending!on!the!state!of!the!WAKE!pin!of!the!Node.
PAGE 25
nanoNode!Integration!Specification!L!Preliminary! !$ !$ Applications! When!tight!regulation!(low!ripple)!is!required!by!the!RF!of!the!Node:! "$ RF_SHDN!=!high! "$ PS/SYNC!=!high! When!the!Node!does!not!need!tight!regulation!and!is!in!a!moderately!low!power!mode,! RF_SHDN!is!low!(and!PS/SYNC!is!low).! Other!design!considerations!for!optimal!low!power!are!as!follows:! 1.$ Reduce!capacitance!in!the!3.3V!domain.!Extra!capacitors!require!charging!each!time!the!3.3! V!is!on.! 2.
PAGE 26
! 5$SPI!Interface!and!Sequences! 5.1$SPI!System!Interface!Overview! The!SPI!slave!interface!is!currently!the!only!supported!interface!for!HostLtoLNode! communication.!The!SPI!System!interface!is!controlled/handled!by!the!Host!Common!Library,! compiled!onto!the!user’s!apps!processor.!The!following!section!(all!of!section!5)!is!informational! only.! NOTE:! The!nanoNode!must!be!the!only!SPI!slave!on!the!bus.!! The!SPI!slave!interface!provides!communication!with!an!external!Host!through!a!7Lwire!interface.
PAGE 27
nanoNode!Integration!Specification!L!Preliminary! SPI!Interface!and!Sequences! 5.2$SPI!Mode!and!Timing! ! SPCK*Cycle* (for*reference) 1 2 3 4 5 6 7 8 SPCK (CPOL*=*0) MOSI (from*master) MISO (from*slave) MSB MSB 6 5 4 3 2 1 LSB 6 5 4 3 2 1 LSB * NSS (to*slave) ! Figure&8.&SPI&Timing,&CPOL&=&0,&CPHA&=&0& 5.3$Host!Initialization! What!is!described!here!is!the!initialization!of!the!Host,!its!operating!software,!and!the!control! sequences!used!to!drive!the!nanoNode.
PAGE 28
nanoNode!Integration!Specification!L!Preliminary! SPI!Interface!and!Sequences! The!initial!sequencing!of!the!3.3V!and!Vbatt!rails!are:! •$ Both!3.3V!and!Vbatt!van!be!applied!simultaneously,!or! •$ The!Vbatt!can!rise!first!if!3.3V!follows!within!1mS,!but! •$ !the!3.3V!should!never!rise!prior!to!Vbatt.! ! 3.
PAGE 29
nanoNode!Integration!Specification!L!Preliminary! SPI!Interface!and!Sequences! !$ t5& After!the!assertion!of!t4,!the!nanoNode!begins!its!“wake!sequence.”!The! nanoNode!must!boot,!initialize!its!operating!system!and!hardware!and!when!it!is! ready!for!communications!it!raises!its!SRDY!signal!back!to!the!Host.!At!this!point,! communications!(Arbitration)!can!begin.! !$ t6& At!this!point!the!nanoNode!signals!its!readiness!by!asserting!the!SRDY!pin.
PAGE 30
nanoNode!Integration!Specification!L!Preliminary! SPI!Interface!and!Sequences! The!timing!sequence!shown!in!Figure!10!above!is!described!below.!NOTE:!The!timing!shown!in! the!figure!is!not!to!scale.! !$ t0& !$ t0###t1& After!MRQ!has!gone!High,!the!Host’s!SPI!system!and!other!I/O!can!be!enabled.! The!Host!desires!to!wake!the!nanoNode!and!asserts!MRQ!high.! Asserting!the!MRQ!has!enabled!the!internal!I/O!power!supply!of!the!nanoNode! and!the!Host’s!SPI!can!be!enabled!4!ms!after!the!rise!of!MRQ.
PAGE 31
nanoNode!Integration!Specification!L!Preliminary! SPI!Interface!and!Sequences! 5.6$HostLDriven!Reset!Sequence! If!the!nanoNode!fails!to!communicate!(or!similar),!it!may!be!necessary!to!“Reset”!the!nanoNode.! The!following!figure!shows!the!proper!sequence!to!reset!the!device.!! NOTE&1:! Resetting!the!device!causes!it!to!go!through!an!RPMA!Cold!Acquisition!process!to! reacquire!the!network.! NOTE&2:! The!timing!shown!in!the!figure!is!not!to!scale.
PAGE 32
nanoNode!Integration!Specification!L!Preliminary! SPI!Interface!and!Sequences! 5.7$Host!MRQ!Release/nanoNode!Allowed!to!Sleep!Sequence! If!the!Host!determines!there!are!no!more!messages!or!SPI!transactions!required,!it!nominally!deL asserts!the!MRQ!to!allow!the!nanoNode!to!fall!back!to!Deep!Sleep!(lowest!power!mode).!The! figure!below!shows!how!this!is!sequenced!by!the!Host/nanoNode.!A!small!delay!in!deLasserting! SRDY!is!enforced!to!prevent!quick!toggling!(waking)!of!the!nanoNode.
PAGE 33
! 6$Power!States! Ingenu!can!provide!partners!with!tools!to!accurately!predict!battery!life!for!their!particular! application.!We!recommend!that!partners!use!these!tools.!This!section!is!provided!for!reference! only.! The!nanoNode!has!a!number!of!states!it!runs!through!during!its!various!operating!modes.!! General!comments:! !$ The!nanoNode!accepts!a!wide!input!voltage!range!(2.2!V!–!5.5!V!on!VBATT).
PAGE 34
nanoNode!Integration!Specification!L!Preliminary! Power!States! 6.1.2$Deep!Sleep!State! The!nanoNode!shuts!off!all!its!power!regulators!except!a!couple!low!quiescent!LDO!regulators.! These!regulators!keep!a!minimal!amount!of!circuitry!alive!for!tracking!network!timers,!enable!a! 32!kHz!clock,!and!some!minor!interface!circuitry.! 6.1.
PAGE 35
nanoNode!Integration!Specification!L!Preliminary! Power!States! 6.1.4$Idle!State! Idle!state!has!various!subLstates!but!generally!refers!to!a!state!where!the!nanoNode!is!“awake”! and!its!system!clock!is!on,!the!CPU!is!awake,!but!the!RF!is!OFF.! 6.1.5$RX!State! The!nanoNode!turns!on!all!its!clocks,!the!main!CPU!and!the!RF!in!an!RXLonly!state.!The!RF! transceiver,!in!RX!state,!consumes!a!moderate!amount!of!power.! 6.1.
PAGE 36
nanoNode!Integration!Specification!L!Preliminary! Power!States! ! Figure&15.&Representative&Current&Consumption&During&Deep&Sleep,&Idle,&RX,&and&TX;&x16& Spreading&Factor&& ! The!plot!shown!in!the!figure!above!represents!the!nominal!transitions!for!the!nanoNode!from! Deep!Sleep,!Idle,!Receive,!and!Transmit!states.!In!this!case,!a!TX!spreading!factor!of!16!is!used.
PAGE 37
! 7$SPI!Messaging!Protocol! The!SPI!Messaging!between!the!Host!processor!and!the!node!is!controlled/handled!by!the!Host! Common!Library,!compiled!onto!the!user’s!apps!processor.!The!following!section!(all!of! Chapter!7)!is!informational!only.! The!details!of!Host/Node!messaging!are!typically!not!necessary!for!integrators!to!implement.! The!rACM!application!code!(supplied!by!Ingenu)!is!a!working!example!of!a!Host!Common! integration!on!an!NXP!(formerly!Freescale)!K20.!! 7.
PAGE 38
nanoNode!Integration!Specification!L!Preliminary! SPI!Messaging!Protocol! After!a!successful!message!request!transfer,!the!Host!waits!a!turnLaround!delay!and!then! initiates!the!transfer!with!a!message!header!command.!The!payload!immediately!follows!the! header!and,!if!necessary,!is!zero!padded!to!match!the!payload!size!indicated!in!the!message! request.!After!the!payload,!the!Host!waits!a!turnLaround!delay!before!proceeding!with!any! other!further!messages.
PAGE 39
nanoNode!Integration!Specification!L!Preliminary! Node SPI!Messaging!Protocol! Host MRQ=1 Arbitration Slave5Ready SRDY=1 Arbitration5 Acknowledge ArbREQ ArbACK Validation5 Acknowledge ValREQ ValACK Slave Request wait Arbitration5 Request wait Validation Request MRQ=1 SRDY=1 wait HostMtoM Node Message Transfer MMsgREQ+Size MMsgACK+Size Master5Message Acknowledge Master5Message Request wait Master5Header Acknowledge MHdrREQ MHdrACK Payload Receive PAYLOAD Master5Header Request Payload Tr
PAGE 40
nanoNode!Integration!Specification!L!Preliminary! SPI!Messaging!Protocol! bubbles!indicate!a!predefined!turnLaround!delay!which!provides!ISR!processing!time!and!avoids! race!conditions!between!Host!and!Node.! 7.3$Host!Interface!SPI!Bus!State!Machine! This!section!illustrates!the!sequence!of!messages!that!can!take!place!on!the!Host!interface!SPI! bus.!The!design!and!implementation!of!the!actual!state!machine!on!the!Host!software!is!up!to! the!Host!software!designer.
PAGE 41
nanoNode!Integration!Specification!L!Preliminary! SPI!Messaging!Protocol! 7.4$SPI!Bus!Timing!Example! This!section!provides!an!example!illustration!of!an!exchange!of!messages!first!from!master! (Host)!to!slave!(Node)!and!then!from!slave!(Node)!to!master!(Host).!Each!step!in!the!timing! sequence!is!described!below:! 9 SRQ MRQ SRDY 6 5 10 1 11 2 CS SCLK MISO MOSI 3 4 7 8 ! Figure&18.&SPI&Timing&Example& ! Note!that!MRQ!state!transitions!must!respect!the!timing!requirements!shown!in!Chapter!5.
PAGE 42
nanoNode!Integration!Specification!L!Preliminary! SPI!Messaging!Protocol! 7.$ The!Host!starts!the!SPI!data!transaction.!This!is!accomplished!by!driving!the!Node!CS!line! low!and!then!having!the!Host!toggle!the!SCLK,!and!MOSI!lines!and!having!the!Node!toggle! the!MISO!line!according!to!the!data!to!be!transferred.!The!SPI!Host!interface!specifies!that! first!a!SMsg!pair!is!exchanged.! 8.$ A!SHdr!pair!is!exchanged.!Note!that!the!payload!of!the!message!is!appended!to!the!SHdr.! 9.
PAGE 43
nanoNode!Integration!Specification!L!Preliminary! SPI!Messaging!Protocol! These!bits!indicate:! MISO:! from!slave!to!master!(01)! ! length!of!message=2!(10)! ! opcode=MMsgACK!(1001)! ! buffer!size=255!(11111111)! MOSI:! from!master!to!slave!(10)! ! length!of!message=2!(10)! ! opcode!=MMsgREQ!(1001)! ! payload!size=4!(00000100)! An!MMsg!pair!or!SMsg!pair!is!immediately!followed!by!the!corresponding!MHdr!pair!or!SHdr! pair.!This!is!illustrated!below:! ! .!!.!!.! SCLK! .!!.!!.
PAGE 44
nanoNode!Integration!Specification!L!Preliminary! ! ! ! ! ! ! !$ N !$ O T E !$ :! SPI!Messaging!Protocol! length=8!(0000100000000000)! message!type=VERSION!(0001010101000000)! trailing!sequence!(11110000111100001010010110100101)! The!payload!is!Little!Endian.!The!least!significant!byte!is!transmitted!over!SPI!first.! All!MHdr!and!SHdr!payloads!are!terminated!by!the!fixed!trailing!sequence! 11110000111100001010010110100101.
PAGE 45
nanoNode!Integration!Specification!L!Preliminary! ! length!of!message=2!(10)! ! opcode=MHdrACK!(1010)! ! Hard!coded!byte=1!(00000001)! ! Unused!Extra!Data!(0000…...
PAGE 46
nanoNode!Integration!Specification!L!Preliminary! SPI!Messaging!Protocol! The!SMsg!exchange!is!followed!by!the!SHdr!exchange,!which!includes!the!payload!of!the!ACK! message.
PAGE 47
! 8$nanoNode!Provisioning! Provisioning!a!node!consists!of!updating!(if!necessary)!node!firmware!version,!applying!a! configuration!to!the!node,!and!providing!security!keys!to!the!node.!The!node!configuration!and! security!keys!must!match!the!target!network!where!the!node!will!be!deployed!and,!after! provisioning,!the!nodeLspecific!key!must!be!provided!to!the!network!operator.!The!provisioning! software!package!is!used!to!perform!these!steps.
PAGE 48
! 9$Antenna!Diversity! The!nanoNode!supports!Antenna!Diversity!for!optimal!System!performance.!In!many!cases,!the! nanoNode!and!Host!system!are!mounted!in!fixed!locations!that!often!experience!nulls!in!the!RF! coverage.!Antenna!Diversity!can!help!with!optimization!of!the!RX!and!TX!paths.
PAGE 49
nanoNode!Integration!Specification!L!Preliminary! Antenna!Diversity! ! !$ Ceramic!antennas!can!work!well!but!may!sometimes!have!issues.!Careful!testing!must!be! done!to!ensure!desired!gains!and!radiation!patterns.!! !$ The!product!must!be!researched!in!conjunction!to!the!Access!Point,!its!deployment,!and!its! antenna!radiation!pattern.!Nominally!the!Access!Point!will!be!mounted!on!a!tower!or! mountain!with!a!downward!tilt.
PAGE 50
! 10$Regulatory!Considerations! The!nanoNode!uses!LGA!pads!for!its!RF!ports.!This!lowers!the!unit!cost!and!provides!greater! host!configuration!flexibility!in!the!final!application.!Modular!certifications!(FCC,!ISED,!ETSI,! Japan!and!others)!have!been!obtained!for!the!nanoNode.!The!existence!of!the!modular! certification!minimizes!cost!and!time!to!market!for!customers.!The!certification!documents!and! the!results!of!the!certification!tests!are!available!to!system!integrators!upon!request.
PAGE 51
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! Vbatt#2.2#V#–#5.5#V 3V3 1.8#V XO102 U500 32#kHz OSC JTAG U501 1.8#V# REG to# Oscillators microAsic U502 1.2#vback# REG to# microAsic# State# Machine ARM7#Subsystem U503 1.2#V# REG FET# Switch to# 3.3#V#to# microAsic# Radio,#CPU#I/Os Core 3.3#V (32Tbit#micoprocessor/CPU) U102 8#Mbit Flash 1.8#V XO101 26#MHz TXCO AFE 78 MHz U405 PHY 2.
PAGE 52
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! Application& Manufacturer& Part& Number& Gain& Type& Connector& Comment& ETSI,!C.1! Laird! 0600L 00012! 5!dBi! Monopol e! MMCX! 27!dBm!EIRP! (per!EN!300!440!L 1!Annex!C.1)! must!not!be! exceeded! 10.2.1$Host!Antenna!Trace!Design! To!connect!RF!signal!from!the!module’s!RF!pins!to!the!antenna,!RF!connector,!or!matching! network,!50!ohmLcontrolled!impedance!traces!should!be!used.
PAGE 53
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! 10.2.2.3$Matching!Network!!! A!matching!network!may!be!used!at!the!module’s!RF!pin!to!ensure!good!50!ohm!transition! between!the!host!board!and!the!module.!!Another!matching!network!may!be!used!on!the! antenna!side!of!the!controlled!impedance!trace!to!match!the!antenna!to!50!ohms.! 10.2.2.4$Stitching!Vias!! Ample!ground!stitching!vias!should!be!used!around!the!connectors,!trace,!and!module.
PAGE 54
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! Other!controlled!impedance!RF!trace!configurations!are!acceptable!as!long!as!the!characteristic! impedance!stays!within!the!boundary!limit!of!50!ohm!±!10%.!!Most!PCB!fabrication!shops!can! adjust!the!trace!width!of!the!controlled!impedance!traces!such!that!50!ohms!is!maintained.!!The! PCB!shop!must!guarantee!the!impedance!of!the!traces!to!within!the!50!ohm!±!10%!boundary! limit!by!impedance!testing!the!PCBs.! ! 10.
PAGE 55
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! !$ Class!II!Permissive!change:!If!there!are!minor!changes!when!integrating!the!module!and! application!with!the!FCC!or!ISED!the!OnLRamp!Wireless!certifications!can!still!be!used.! These!changes!could!be!a!higher!antenna!gain,!different!PCB!characteristics,!or!collocated! transmitters!as!an!example.
PAGE 56
nanoNode!Integration!Specification!L!Preliminary! NOTE:& WARNING:& Regulatory!Considerations! This!equipment!has!been!tested!and!found!to!comply!with!the!limits!for!a!Class!B! digital!device,!pursuant!to!Part!15!of!the!FCC!Rules.!These!limits!are!designed!to! provide!reasonable!protection!against!harmful!interference!in!a!residential! installation.!! This!equipment!generates,!uses,!and!can!radiate!radio!frequency!energy.
PAGE 57
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! Cet!appareil!se!conforme!aux!Cahiers!des!charges!sur!les!Normes!Radioélectriques!(CNR)! d'Industrie!Canada!applicables!aux!appareils!de!radio!exempté!de!licence.
PAGE 58
nanoNode!Integration!Specification!L!Preliminary! Regulatory!Considerations! 10.7.2$RF!Exposure!Statement!! The!air!interface!supports!operation!on!channels!in!the!2402!MHz!–2475.63!MHz!range!for! FCC/ISED!and!ETSI!regulatory!domains.!!Before!the!nanoNode!becomes!operational,!it!must! undergo!a!Provisioning!procedure,!during!which!critical!information!required!for!operation!is! entered!into!the!device!and!stored!in!nonLvolatile!storage.
PAGE 59
! 11$Manufacturing!Considerations! This!section!deals!with!manufacturing!details!such!as:! !$ Design!of!Host!PCB!for!mounting!the!nanoNode! !$ The!manufacturing!process!and!soldering!profile! !$ The!validation!and!configuration!of!the!nanoNode!after!the!assembly!process! 11.1$Mechanical!Outline! The!nanoNode!is!a!bottom!termination!component!(BTC)!that!is!designed!to!be!directly! surfaceLmounted!onto!a!Host!PCB.
PAGE 60
! 12$Errata! Degraded&RF&Channels& Ingenu!and!our!partners!are!deploying!networks!globally.!We!carefully!manage!the!frequency! allocations!of!these!networks!to!avoid!using!the!3!(out!of!38!possible)!RF!channels!described! below.!Ingenu!networks!can!deploy!overlapping!coverage!(ie.!all!Access!Points)!on!a!single! 1MHz!RF!channel.!The!other!channels!are!held!in!reserve!for!future!use!or!special!cases.!Three! lower!performing!channels!are!listed!below,!for!reference.
PAGE 61
! Appendix!A$Abbreviations!and!Terms! ! Abbreviation/Term& Definition& ACPR! Adjacent!Channel!Power!Ratio! AGC! Automatic!Gain!Control! ALC! Automatic!Level!Control! AP! Access!Point! API! Application!Programming!Interface! ASIC! ApplicationLSpecific!Integrated!Circuit! ATE! Automated!Test!Equipment! BOM! Bill!of!Materials! BW! Bandwidth! CCATS! Commodity!Classification!Automated!Tracking!System.
PAGE 62
nanoNode!Integration!Specification!L!Preliminary! ! Abbreviations!and!Terms! Abbreviation/Term& Definition& LDO! Low!Drop!Out! LNA! Low!Noise!Amplifier! LO! Local!Oscillator! MISO! Master!Input,!Slave!Output! MM! Machine!Model! MOSI! Master!Output,!Slave!Input! MRQ! Master!Request! MSL! Moisture!Sensitivity!Level! nanoNode! A!small!form!factor,!wireless!network!module!developed!by!Ingenu! that!works!in!combination!with!various!devices!and!sensors!and! communicates!data!to!an!Access!Poi
PAGE 63
nanoNode!Integration!Specification!L!Preliminary! Abbreviations!and!Terms! Abbreviation/Term& Definition& TCXO! Temperature!Compensated!Crystal!Oscillator! TX! Transmit/Transmitter! UART! Universal!Asynchronous!Receiver/Transmitter! VCO! Voltage!Controlled!Oscillator! VSWR! Voltage!Standing!Wave!Ratio! XO! Crystal!Oscillator! ! ! ! 55! 014L0065L00!Rev.
PAGE 64
! Appendix!B$PCB!Land!Pattern!and!Keepouts! ! Figure&25.&nanoNode&PCB&Land&Pattern& ! 56! 014L0065L00!Rev.
PAGE 65
nanoNode!Integration!Specification!L!Preliminary! PCB!Land!Pattern!and!Keepouts! ! Figure&26.&nanoNode&PCB&Land&Pattern&Keepouts&&& ! 57! 014L0065L00!Rev.
PAGE 66
! Appendix!C$nanoNode/microNode!Pin!Comparison! The!following!table!provides!a!pin!comparison!between!the!nanoNode!and!the!microNode.! Table&11.&nanoNode/microNode&Pin&Comparison& microNode& Pin&#& Name& nanoNode& Pin&#& Signal&Direction& Relative&to& nanoNode& Signal& Type& Comment& microNode&to& nanoNode& Comparison& L! ! 1! WAKE! CMOS_O! Output!of! nanoNode!to! indicate!Awake! (RX/TX!=!High)!or! Sleep!mode! (WAKE!=!Low)! nanoNode!uses!this! to!control!external! 3.
PAGE 67
nanoNode!Integration!Specification!L!Preliminary! nanoNode/microNode!Pin!Comparison! microNode& Pin&#& Name& nanoNode& Pin&#& Signal&Direction& Relative&to& nanoNode& Signal& Type& Comment& microNode&to& nanoNode& Comparison& 16! MOSI! 10! Input! CMOS_I! SPI!Master!Output! Slave!Input! Same! 18! MRQ! 12! Input! CMOS_I! Master!Request! Same! 19! 3V3! 4! Power:! !$ microNode:! output! !$ nanoNode:! Input! Power! Power! 22! RESET_N! N/A! !$ OC_1! RESET!input! Different:! !$ T
PAGE 68
nanoNode!Integration!Specification!L!Preliminary! nanoNode/microNode!Pin!Comparison! microNode& Pin&#& Name& nanoNode& Pin&#& Signal&Direction& Relative&to& nanoNode& Signal& Type& Comment& microNode&to& nanoNode& Comparison& 29! TOUT! 13! Output! CMOS_O! TOUT!is!a! normally!low! signal!that!pulses! high!in!response!to! specific!Network! Timing!Events! Same! 32! RF_PAEN_EX T! N/A! Input! CMOS_I! This!is!used!to! force!the!PA!off.!It! is!internally!pulled! low.
PAGE 69
nanoNode!Integration!Specification!L!Preliminary! nanoNode/microNode!Pin!Comparison! Going!Low!(OFF):!!V!input!Low!is!0.4V! !$ c.$ When!the!nanoNode!is!ON,!this!pin!consumes!a!nominal!0.2!µA!but!as!maximum!of!2!µA!over!the! entire!temperature!range.! 3.$ CMOS_I! The!Node!input!voltages!are!3.3V!CMOS!levels.!VIH!=!2.0V!(minimum)!and!VIL!=!0.8V!(maximum).! 4.$ CMOS_O! The!Node!output!voltages!are!3.3V!CMOS!levels!(4mA).!VOH!=!2.4V!(minimum)!and!VOL!=!0.4V! (maximum).! 5.
PAGE 70
! Appendix!D$REACH!and!RoHS!Compliance! !!! ! 62! 014L0065L00!Rev.
PAGE 71
! Appendix!E$RMA!Process! For!full!details!about!the!Return!Material!Authorization!(RMA)!process,!refer!to!the!document!entitled! Return%Material%Authorization%Procedure%(00830013300).To!obtain!an!RMA%Request%Form,!contact!your! Ingenu!representative!and!request!document!number!00730003300.% ! ! ! ! 63! 014L0065L00!Rev.
PAGE 72
Appendix!F!Application!Diagrams/Schematics! The!diagrams/schematics!in!this!appendix!are!provided!as!examples.! Figure'27.
PAGE 73
Figure'28.
PAGE 74
Appendix!G!nanoNode!Mechanical!Drawing! The!mechanical!drawing!provides!the!dimensions!of!the!nanoNode!only!and!does!not!reflect!the!current!labeling!of!the!product.! Figure'29.