Specifications

ManualsBrandsCinterion ALAS5-AM ManualsElectronicsCinterion ALAS5V-US

Table Of Contents

 GEMALTO.COM/M2M

Cinterion

ALAS5V

Hardware Interface Description

Version: 01.001

DocId: ALAS5V_HID_v01.001

Summary of content (126 pages)

PAGE 1
Cinterion® ALAS5V Hardware Interface Description Version: DocId: 01.001 ALAS5V_HID_v01.001  GEMALTO.
PAGE 2
Cinterion® ALAS5V Hardware Interface Description Page 2 of 126 2 Document Name: Cinterion® ALAS5V Hardware Interface Description Version: 01.001 Date: 2019-08-20 DocId: ALAS5V_HID_v01.001 Status Confidential / Preliminary GENERAL NOTE THIS DOCUMENT CONTAINS INFORMATION ON GEMALTO PRODUCTS. GEMALTO M2M RESERVES THE RIGHT TO MAKE CHANGES TO THE PRODUCTS DESCRIBED HEREIN. THE SPECIFICATIONS IN THIS DOCUMENT ARE SUBJECT TO CHANGE AT THE DISCRETION OF GEMALTO M2M.
PAGE 3
Cinterion® ALAS5V Hardware Interface Description Page 3 of 126 Contents 126 Contents 1 Introduction ................................................................................................................. 8 1.1 Product Variants ................................................................................................ 8 1.2 Key Features at a Glance .................................................................................. 9 1.2.1 Supported Frequency Bands ..........................
PAGE 4
Cinterion® ALAS5V Hardware Interface Description Page 4 of 126 Contents 126 2.4 Sample Application .......................................................................................... 59 2.4.1 Prevent Back Powering....................................................................... 61 2.4.2 Sample Level Conversion Circuit........................................................ 62 2.4.3 Sample Circuit for Antenna Detection................................................. 63 3 GNSS Interface ..
PAGE 5
Cinterion® ALAS5V Hardware Interface Description Page 5 of 126 Contents 126 5.2.4 5.3 Durability and Mechanical Handling.................................................. 105 5.2.4.1 Storage Conditions............................................................ 105 5.2.4.2 Processing Life.................................................................. 105 5.2.4.3 Baking ............................................................................... 106 5.2.4.4 Electrostatic Discharge ................
PAGE 6
Cinterion® ALAS5V Hardware Interface Description Page 6 of 126 Tables 126 Tables Table 1: Table 2: Table 3: Table 4: Table 5: Table 6: Table 7: Table 8: Table 9: Table 10: Table 11: Table 12: Table 13: Table 14: Table 15: Table 16: Table 17: Table 18: Table 19: Table 20: Table 21: Table 22: Table 23: Table 24: Table 25: Table 26: Table 27: Table 28: Table 29: Table 30: Table 31: Table 32: Table 33: Table 34: Table 35: Table 36: Table 37: Table 38: Table 39: Table 40: Table 41:  Supported frequency ban
PAGE 7
Cinterion® ALAS5V Hardware Interface Description Page 7 of 126 Figures 126 Figures Figure 1: Figure 2: Figure 3: Figure 4: Figure 5: Figure 6: Figure 7: Figure 8: Figure 9: Figure 10: Figure 11: Figure 12: Figure 13: Figure 14: Figure 15: Figure 16: Figure 17: Figure 18: Figure 19: Figure 20: Figure 21: Figure 22: Figure 23: Figure 24: Figure 25: Figure 26: Figure 27: Figure 28: Figure 29: Figure 30: Figure 31: Figure 32: Figure 33: Figure 34: Figure 35: Figure 36: Figure 37: Figure 38: Figure 39: Figure
PAGE 8
Cinterion® ALAS5V Hardware Interface Description Page 8 of 126 1 Introduction 16 1 Introduction This document1 describes the hardware of the Cinterion® ALAS5V module. It helps you quickly retrieve interface specifications, electrical and mechanical details and information on the requirements to be considered for integrating further components. 1.
PAGE 9
Cinterion® ALAS5V Hardware Interface Description Page 9 of 126 1.2 Key Features at a Glance 16 1.2 Key Features at a Glance Feature Implementation General Frequency bands Note: Not all of the frequency bands (and 3GPP technologies) mentioned throughout this document are supported by every ALAS5V product variant. Please refer to Section 1.2.1 for an overview of the frequency bands supported by each ALAS5V product variant.
PAGE 10
Cinterion® ALAS5V Hardware Interface Description Page 10 of 126 1.2 Key Features at a Glance 16 Feature Implementation UMTS features 3GPP Release 8 PS data rate – 384 kbps DL / 384 kbps UL TD-SCDMA features 3GPP Release 4 2.8 Mbps DL / 2.
PAGE 11
Cinterion® ALAS5V Hardware Interface Description Page 11 of 126 1.2 Key Features at a Glance 16 Feature Implementation Antenna 50. GSM/UMTS/LTE main antenna, LTE Diversity/MIMO antenna, (active/passive) GNSS antenna USB USB 2.0 High Speed (480Mbit/s) device interface or USB 3.
PAGE 12
Cinterion® ALAS5V Hardware Interface Description Page 12 of 126 1.2 Key Features at a Glance 16 1.2.1 Supported Frequency Bands The following table lists the supported frequency bands for each of the ALAS5V product variants mentioned in Section 1.1. Supported CA configurations can be found in Section 1.2.2.
PAGE 13
Cinterion® ALAS5V Hardware Interface Description Page 13 of 126 1.2 Key Features at a Glance 16 Table 1: Supported frequency bands for each product variant Band ALAS5V-W ALAS5V-CN ALAS5V-E Bd.32 (1500MHz) ALAS5V-US x Bd.66 (1700MHz) x LTE-TDD Bd.38 (2600MHz) x x Bd.39 (1900MHz) x x x x x x Bd.40 (2300MHz) Bd.41 (2600MHz) 1 1.
PAGE 14
Cinterion® ALAS5V Hardware Interface Description Page 14 of 126 1.2 Key Features at a Glance 16 Table 2: Supported CA configurations Downlink CA Bandwidth combination set Product variant (ALAS5V-...
PAGE 15
Cinterion® ALAS5V Hardware Interface Description Page 15 of 126 1.3 ALAS5V System Overview 16 1.3 ALAS5V System Overview GNSS ANT_MAIN ANT_DRX_MIMO Application SIM Card Antennadiagnostic Power Supply Antennadiagnostic SIM Card GSM/UMTS/LTE GNSS GPIO 2x ADC UICC PCIe Serial Interface Serial Interface I2C 2x Digital Audio GPIO eMMC Power Supply IGT EMERG_OFF PWR_IND I2C VEXT ASC1 eMMC Interface ASC0 GPIO PCIe PCM/I2S USB 2.0/3.
PAGE 16
Cinterion® ALAS5V Hardware Interface Description Page 16 of 126 1.4 Circuit Concept 16 1.
PAGE 17
Cinterion® ALAS5V Hardware Interface Description Page 17 of 126 2 Interface Characteristics 68 2 Interface Characteristics ALAS5V is equipped with an SMT application interface that connects to the external application. The SMT application interface incorporates the various application interfaces as well as the RF antenna interface. 2.1 Application Interface 2.1.1 Pad Assignment The SMT application interface on the ALAS5V provides connecting pads to integrate the module into external applications.
PAGE 18
Cinterion® ALAS5V Hardware Interface Description Page 18 of 126 2.1 Application Interface 68 Table 3: Overview: Pad assignments Pad No. Signal Name Pad No.
PAGE 19
Cinterion® ALAS5V Hardware Interface Description Page 19 of 126 2.
PAGE 20
Cinterion® ALAS5V Hardware Interface Description Page 20 of 126 2.
PAGE 21
Cinterion® ALAS5V Hardware Interface Description Page 21 of 126 2.1 Application Interface 68 2.1.2 Signal Properties Please note that the reference voltages listed in Table 4 are the values measured directly on the ALAS5V module. They do not apply to the accessories connected. Table 4: Signal description Function Signal name IO Power sup- BATT+ ply BATT+_RF I Signal form and level Comment VImax = 4.2V VImin = 3.
PAGE 22
Cinterion® ALAS5V Hardware Interface Description Page 22 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO Signal form and level Comment Ignition IGT RPU  200k VOHmax = 1.84V VIHmax =2.00V VIHmin = 1.30V VILmax = 0.50V This signal switches the module on. I Low impulse width > 100ms It is required to drive this line low by an open drain or open collector driver connected to GND. Test point recommended. Emergency off EMERG_ OFF I RPU  40k VOHmax = 1.
PAGE 23
Cinterion® ALAS5V Hardware Interface Description Page 23 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO Signal form and level Comment 2.85V SIM card interfaces CCRST1 CCRST2 VOLmax = 0.4V at I = 2mA VOLnom = 0.1V at I = 100µA VOHmin = 2.2V at I = -2mA VOHnom = 2.65V at I = -100µA VOHmax = 2.91V Maximum cable length or copper track should be not longer than 100mm to SIM card holder. O CCCLK1 CCCLK2 CCIO1 CCIO2 I/O RPU  6.7..8.5k VILmax = 0.
PAGE 24
Cinterion® ALAS5V Hardware Interface Description Page 24 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO Signal form and level Comment Serial Modem Interface ASC1 RXD1 O CTS1 O VOLmax = 0.45V at I = 2mA VOLnom = 0.1V at I = 100µA VOHmin = 1.30V at I = -2mA VOHnom = 1.65V at I = -100µA VOHmax = 1.84V Test points recommended for RXD1, TXD1, CTS1, RTS1.
PAGE 25
Cinterion® ALAS5V Hardware Interface Description Page 25 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO Signal form and level Comment USB VUSB_IN VINmin = 3.0V VINmax = 5.75V USB detection. I Test point recommended. IImax = 100µA Cin=1µF USB_DN USB_DP I/O Full and High speed signal (differential) characteristics according to USB I/O 2.0 specification. If unused keep lines open. Test point recommended.
PAGE 26
Cinterion® ALAS5V Hardware Interface Description Page 26 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO GPIO interface GPIO1, GPIO3...8, GPIO11...17, GPIO22 Signal form and level Comment I/O VOLmax = 0.45V at I = 2mA VOLnom = 0.1V at I = 100µA VOHmin = 1.30V at I = -2mA VOHnom = 1.65V at I = -100µA VOHmax = 1.84V GPIO3, GPIO5...GPIO7, GPIO8, and GPIO16 are interrupt enabled. They can be used to for instance wake up the module (see Section 2.1.13).
PAGE 27
Cinterion® ALAS5V Hardware Interface Description Page 27 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO Signal form and level PCIe PCIE_RX_N According to PCI Express Specification, Revision 2.0/2.1 (one lane, 5 GBit/s) I PCIE_RX_P PCIE_TX_N Comment O PCIE_TX_P PCIE_CLK_N I/O PCIE_CLK_P PCIE_CLK_REQ IO PCIE_HOST_ O RST PCIE_HOST_ I WAKE I2C interface I2CDAT1 I2CCLK1 VOLmax = 0.45V at I = 2mA VOLnom = 0.1V at I = 100µA VOHmin = 1.
PAGE 28
Cinterion® ALAS5V Hardware Interface Description Page 28 of 126 2.1 Application Interface 68 Table 4: Signal description Function Signal name IO Signal form and level Comment eMMC interface EMMC_ DETECT VOLmax = 0.45V at I = 2mA VOLnom = 0.1V at I = 100µA VOHmin = 1.30V at I = -2mA VOHnom = 1.65V at I = -100µA VOHmax = 1.84V eMMC I VILmax = 0.50V VIHmin = 1.30V VIHmax = 2.0V IIHPD = 27.5µA…97.5µA IILPU = -27.5µA…-97.5µA IHigh-Z max= ±1µA 1.8V eMMC EMMC_PWR O VOUT (nom) = 2.95V / 1.
PAGE 29
Cinterion® ALAS5V Hardware Interface Description Page 29 of 126 2.1 Application Interface 68 2.1.2.1 Absolute Maximum Ratings The absolute maximum ratings stated in Table 5 are stress ratings under any conditions. Stresses beyond any of these limits will cause permanent damage to ALAS5V. Table 5: Absolute maximum ratings Parameter Min Max Unit Supply voltage BATT+ -0.3 +5.5 V Voltage at all digital lines in Power Down mode (except VEXT) -0.3 +0.5 V Voltage at VEXT in Power Down mode -0.
PAGE 30
Cinterion® ALAS5V Hardware Interface Description Page 30 of 126 2.1 Application Interface 68 2.1.3 USB Interface ALAS5V supports a USB 3.0 Super Speed (5Gbps) device interface, and alternatively a USB 2.0 device interface that is High Speed compatible. The USB interface is primarily intended for use as command and data interface, and for downloading firmware. The USB host is responsible for supplying the VUSB_IN line. This line is for voltage detection only.
PAGE 31
Cinterion® ALAS5V Hardware Interface Description Page 31 of 126 2.1 Application Interface 68 2.1.4 Serial Interface ASC0 ALAS5V offers an 8-wire (plus GND) unbalanced, asynchronous modem interface ASC0 conforming to ITU-T V.24 protocol DCE signaling. The electrical characteristics do not comply with ITU-T V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit or inactive state). For electrical characteristics please refer to Table 4.
PAGE 32
Cinterion® ALAS5V Hardware Interface Description Page 32 of 126 2.1 Application Interface 68 Table 6: DCE-DTE wiring of ASC0 V.24 circuit DCE DTE Line function Signal direction Line function Signal direction 103 TXD0 Input TXD Output 104 RXD0 Output RXD Input 105 RTS0 Input RTS Output 106 CTS0 Output CTS Input 108/2 DTR0 Input DTR Output 107 DSR0 Output DSR Input 109 DCD0 Output DCD Input 125 RING0 Output RING Input 2.1.
PAGE 33
Cinterion® ALAS5V Hardware Interface Description Page 33 of 126 2.1 Application Interface 68 2.1.6 Inter-Integrated Circuit Interface ALAS5V provides an Inter-Integrated Circuit (I2C) interface. I2C is a serial, 8-bit oriented data transfer bus for bit rates up to 400kbps in Fast mode. It consists of two lines, the serial data line I2CDAT and the serial clock line I2CCLK. The module acts as a single master device, e.g. the clock I2CCLK is driven by the module. I2CDAT is a bi-directional line.
PAGE 34
Cinterion® ALAS5V Hardware Interface Description Page 34 of 126 2.1 Application Interface 68 2.1.7 PCIe Interface ALAS5V provides a low power 5Gbit/s PCIe 2.0 Root Complex (Host) device interface as shown below in Figure 9. LGA PADs Baseband controller PCIE_CLK_N PCIE_CLK_P 100nF 100nF PCIe Controller: Root Complex PCIE_TX_N PCIE_TX_P PCIE_RX_N PCIe PHY PCIE_RX_P PCIE_HOST_RST PCIE_HOST_WAKE PCIE_CLK_REQ PCIE_REXT 100R Module Figure 9: PCIe interface  ALAS5V_HID_v01.
PAGE 35
Cinterion® ALAS5V Hardware Interface Description Page 35 of 126 2.1 Application Interface 68 2.1.8 UICC/SIM/USIM Interface ALAS5V has two UICC/SIM/USIM interfaces compatible with the 3GPP 31.102 and ETSI 102 221. These are wired to the host interface in order to be connected to an external SIM card holder. Five pads on the SMT application interface are reserved for each of the two SIM interfaces. The UICC/SIM/USIM interface supports 2.85V and 1.8V SIM cards.
PAGE 36
Cinterion® ALAS5V Hardware Interface Description Page 36 of 126 2.1 Application Interface 68 open: Card removed closed: Card inserted SMT application interface CCIN1 Module CCRST1 SIM / UICC 1n CCCLK1 GND CCIO1 CCVCC1 220n Figure 10: First UICC/SIM/USIM interface The total cable length between the SMT application interface pads on ALAS5V and the pads of the external SIM card holder must not exceed 100mm in order to meet the specifications of 3GPP TS 51.
PAGE 37
Cinterion® ALAS5V Hardware Interface Description Page 37 of 126 2.1 Application Interface 68 2.1.9 Enhanced ESD Protection for SIM Interfaces To optimize ESD protection for the SIM interfaces it is possible to add ESD diodes to the interface lines of the first and second SIM interface as shown in the example given in Figure 12. The example was designed to meet ESD protection according ETSI EN 301 489-1/7: Contact discharge: ± 4kV, air discharge: ± 8kV.
PAGE 38
Cinterion® ALAS5V Hardware Interface Description Page 38 of 126 2.1 Application Interface 68 2.1.10 Digital Audio Interface ALAS5V has two digital audio interfaces (DAIs) that can be employed as inter pulse code modulation (PCM) or Inter-IC Sound (I2S) interface. Default setting is pulse code modulation. Please note that the first DAI is reserved for future use. 2.1.10.
PAGE 39
Cinterion® ALAS5V Hardware Interface Description Page 39 of 126 2.1 Application Interface 68 2.1.10.2 Inter-IC Sound Interface The Inter-IC Sound Interface is a standardized bidirectional I2S based digital audio interface for transmission of mono voice signals for telephony services. An activation of the I2S line is possible only out of call and out of tone presentation.
PAGE 40
Cinterion® ALAS5V Hardware Interface Description Page 40 of 126 2.1 Application Interface 68 2.1.11 Analog-to-Digital Converter (ADC) ALAS5V provides four unbalanced ADC input lines: ADC[1-2...4-5]_IN. They can be used to measure four independent, externally connected DC voltages in the range of 0.1V to 1.7V. As described in Section 2.2.4 and Section 2.3.1 they can be used especially for antenna diagnosing.
PAGE 41
Cinterion® ALAS5V Hardware Interface Description Page 41 of 126 2.1 Application Interface 68 2.1.14 2.1.14.1 Control Signals PWR_IND Signal PWR_IND notifies the on/off state of the module. High state of PWR_IND indicates that the module is switched off. The state of PWR_IND immediately changes to low when IGT is pulled low. For state detection an external pull-up resistor is required.
PAGE 42
Cinterion® ALAS5V Hardware Interface Description Page 42 of 126 2.1 Application Interface 68 2.1.14.2 Remote Wakeup If no call, data or message transfer is in progress, the external host application may shut down its own module interfaces or other components in order to save power. If a call, data, or other request (URC) arrives, the external application can be notified of this event and be woken up again by a state transition of a configurable remote wakeup line.
PAGE 43
Cinterion® ALAS5V Hardware Interface Description Page 43 of 126 2.1 Application Interface 68 2.1.16 eMMC Interface ALAS5V has an eMMC interface that can be used for development and test purposes, e.g., to write crash dumps from the module’s FFS to eMMC. To connect an eMMC a separate, additional power supply is required as described in Section 2.1.16.1. 2.1.16.1 eMMC Power Supply An eMMC requires two separate power supplies normally named VCC (3V3) and VCCQ (3V3 / 1V8).
PAGE 44
Cinterion® ALAS5V Hardware Interface Description Page 44 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 2.2 GSM/UMTS/LTE Antenna Interface The ALAS5V GSM/UMTS/LTE antenna interface comprises a GSM/UMTS/LTEmain antenna as well as a UMTS/LTE Rx diversity/MIMO antenna to improve signal reliability and quality1. The interface has an impedance of 50. ALAS5V is capable of sustaining a total mismatch at the antenna interface without any damage, even when transmitting at maximum RF power.
PAGE 45
Cinterion® ALAS5V Hardware Interface Description Page 45 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 2.2.1 Antenna Interface Specifications Table 13: RF Antenna interface GSM/UMTS/LTE (at operating temperature range1) Parameter Conditions LTE connectivity Band 1, 2, 3, 4, 5, 7, 8, 12, 18, 19, 20, 26, 28, 38, 39, 40, 41, 66 Receiver Input Sensitivity @ LTE 2100 Band 1 ARP (ch.
PAGE 46
Cinterion® ALAS5V Hardware Interface Description Page 46 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Table 13: RF Antenna interface GSM/UMTS/LTE (at operating temperature range1) Parameter Conditions Min. Typical Max.
PAGE 47
Cinterion® ALAS5V Hardware Interface Description Page 47 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Table 13: RF Antenna interface GSM/UMTS/LTE (at operating temperature range1) Parameter RF Power @ ARP with 50 Load (ROPR=4, i.e., no reduction) Conditions GPRS, 1 TX EDGE, 1 TX GPRS, 2 TX EDGE, 2 TX GPRS, 3 TX EDGE, 3 TX GPRS, 4 TX EDGE, 4 TX RF Power @ ARP with 50 Load (ROPR=5) GPRS, 1 TX EDGE, 1 TX GPRS, 2 TX EDGE, 2 TX GPRS, 3 TX EDGE, 3 TX GPRS, 4 TX EDGE, 4 TX  Min.
PAGE 48
Cinterion® ALAS5V Hardware Interface Description Page 48 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Table 13: RF Antenna interface GSM/UMTS/LTE (at operating temperature range1) Parameter RF Power @ ARP with 50 Load (ROPR=6) Conditions GPRS, 1 TX EDGE, 1 TX GPRS, 2 TX EDGE, 2 TX GPRS, 3 TX EDGE, 3 TX GPRS, 4 TX EDGE, 4 TX RF Power @ ARP with 50 Load (ROPR=7) GPRS, 1 TX EDGE, 1 TX GPRS, 2 TX EDGE, 2 TX GPRS, 3 TX EDGE, 3 TX GPRS, 4 TX EDGE, 4 TX  Min. Typical Max.
PAGE 49
Cinterion® ALAS5V Hardware Interface Description Page 49 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Table 13: RF Antenna interface GSM/UMTS/LTE (at operating temperature range1) Parameter RF Power @ ARP with 50 Load (ROPR=8, i.e., max. reduction) Conditions GPRS, 1 TX EDGE, 1 TX GPRS, 2 TX EDGE, 2 TX GPRS, 3 TX EDGE, 3 TX GPRS, 4 TX EDGE, 4 TX Min. Typical Max.
PAGE 50
Cinterion® ALAS5V Hardware Interface Description Page 50 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 2.2.2 Antenna Installation The antennas are connected by soldering the antenna pads (ANT_MAIN, ANT_DRX_MIMO, ANT_GNSS) and their neighboring ground pads directly to the application’s PCB.
PAGE 51
Cinterion® ALAS5V Hardware Interface Description Page 51 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 2.2.3 2.2.3.1 RF Line Routing Design Line Arrangement Instructions Several dedicated tools are available to calculate line arrangements for specific applications and PCB materials - for example from http://www.polarinstruments.com/ (commercial software) or from http://web.awrcorp.com/Usa/Products/Optional-Products/TX-Line/ (free software).
PAGE 52
Cinterion® ALAS5V Hardware Interface Description Page 52 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Micro-Stripline This section gives two line arrangement examples for micro-stripline. Figure 19: Micro-Stripline line arrangement samples  ALAS5V_HID_v01.
PAGE 53
Cinterion® ALAS5V Hardware Interface Description Page 53 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 2.2.3.2 Routing Examples Interface to RF Connector Figure 20 and Figure 21 show a sample connection of a module‘s antenna pad at the bottom layer of the module PCB with an application PCB‘s coaxial antenna connector. Line impedance depends on line width, but also on other PCB characteristics like dielectric, height and layer gap. The sample stripline width of 0.50mm/0.75mm and the spaces of 0.35mm/0.
PAGE 54
Cinterion® ALAS5V Hardware Interface Description Page 54 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 2.2.4 RF Antenna Diagnostic RF antenna (GSM/UMTS/LTE) diagnosis requires the implementation of an external antenna detection circuit. An example for such a circuit is illustrated in Figure 23. It allows to check the presence and the connection status of RF antennas. To properly detect the antenna and verify its connection status the antenna feed point must have a DC resistance RANT of 9k (±3k).
PAGE 55
Cinterion® ALAS5V Hardware Interface Description Page 55 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Figure 23 shows the basic principles of an antenna detection circuit that is able to detect antennas and verify their connection status. The GPIO pads can be employed to enable the antenna detection, the ADCx_IN pads can be used to measure the voltage of external devices connected to these ADC input pads - thus determining RANT values.
PAGE 56
Cinterion® ALAS5V Hardware Interface Description Page 56 of 126 2.2 GSM/UMTS/LTE Antenna Interface 68 Table 15 lists assured antenna diagnostic states depending on the measured RANT values. Note that the RANT ranges not mentioned in the below table, i.e., 1k...6k and 12k...40k are tolerance ranges. Within these tolerance ranges a decision threshold for a diagnostic application may be located. For more details on the sample antenna detection circuit please refer to Section 2.3.1.
PAGE 57
Cinterion® ALAS5V Hardware Interface Description Page 57 of 126 2.3 GNSS Antenna Interface 68 2.3 GNSS Antenna Interface In addition to the RF antenna interface ALAS5V also has a GNSS antenna interface. See Section 2.1.1 to find out where the GNSS antenna pad is located. The GNSS pad’s shape is the same as for the RF antenna interface (see Section 2.2.2). It is possible to connect active or passive GNSS antennas. In either case they must have 50 impedance.
PAGE 58
Cinterion® ALAS5V Hardware Interface Description Page 58 of 126 2.3 GNSS Antenna Interface 68 Figure 25 shows a sample circuit realizing ESD protection for a passive GNSS antenna. Connecting the input ANT_GNSS_DC to GND prevents ESD from coupling into the module. Module SMT interface GNSS _EN 100nF Not used ANT_GNSS _DC Passive GNSS antenna (Optional) 0R ESD protection 10nH ANT_GNSS To GNSS receiver Figure 25: ESD protection for passive GNSS antenna 2.3.
PAGE 59
Cinterion® ALAS5V Hardware Interface Description Page 59 of 126 2.4 Sample Application 68 2.4 Sample Application Figure 26 shows a typical example of how to integrate an ALAS5V module with an application. The PWR_IND line is an open collector that needs an external pull-up resistor which connects to the voltage supply VCC µC of the microcontroller. Low state of the open collector pulls the PWR_IND signal low and indicates that the ALAS5V module is active, high level notifies the Power Down mode.
PAGE 60
Cinterion® ALAS5V Hardware Interface Description Page 60 of 126 2.4 Sample Application 68 Main antenna (GSM/UMTS/LTE) IGT GND ANT_MAIN 47k Diversity antenna (LTE) GND GND EMERG _OFF ANT_DRX_MIMO GND 47k 100k VCC µC 47µF Ultra low ESR PWR_IND BATT+ 2 Rechargeable Lithium battery BATT+_RF 2 + VDD (1.8V) VEXT (1.8V) NTC VCC µC Module OE V CCA 4 VCCB Level Controller PCM interface lines USB 2.0 HS Mode Or USB 3.0 SS Mode 4 2 4 4 x 47µF Ultra low ESR PCM2_...
PAGE 61
Cinterion® ALAS5V Hardware Interface Description Page 61 of 126 2.4 Sample Application 68 2.4.1 Prevent Back Powering Because of the very low power consumption design, current flowing from any other source into the module circuit must be avoided in any case, for example reverse current from high state external control lines while the module is powered down. Therefore, the external application must be designed to prevent reverse current flow.
PAGE 62
Cinterion® ALAS5V Hardware Interface Description Page 62 of 126 2.4 Sample Application 68 2.4.2 Sample Level Conversion Circuit Depending on the micro controller used by an external application ALAS5V‘s digital input and output lines (i.e., ASC0 lines) may require level conversion. The following Figure 27 shows sample circuits with recommended level shifters for an external application‘s micro controller (with VLOGIC between 3.0V...3.6V).
PAGE 63
Cinterion® ALAS5V Hardware Interface Description Page 63 of 126 2.4 Sample Application 68 2.4.3 Sample Circuit for Antenna Detection The following figures explain how an RF antenna detection circuit may be implemented for ALAS5V to be able to detect connected antennas (for basic circuit and diagnostic principles including usage of GPIO and ADCx_IN pads - please refer to Section 2.2.4).
PAGE 64
Cinterion® ALAS5V Hardware Interface Description Page 64 of 126 ANT2 ANT1 2.
PAGE 65
Cinterion® ALAS5V Hardware Interface Description Page 65 of 126 2.4 Sample Application 68 Table 18: Antenna detection reference circuit - parts list Reference Part Value R1,2 Resistor 22R R3,4 Resistor 10k R5,6 Resistor 140k 1% R7,8 Resistor 100k 1% R9,10 Resistor 100k R11,12 Resistor 10k > 125mW R13,14 Resistor 4k4 1% (e.g.
PAGE 66
Cinterion® ALAS5V Hardware Interface Description Page 66 of 126 3 GNSS Interface 68 3 GNSS Interface ALAS5V integrates a GNSS receiver that offers the full performance of GPS/GLONASS technology. The GNSS receiver is able to continuously track all satellites in view, thus providing accurate satellite position data. The integrated GNSS receiver supports the NMEA protocol via USB or ASC0 interface.
PAGE 67
Cinterion® ALAS5V Hardware Interface Description Page 67 of 126 3.1 GNSS Interface Characteristics 68 3.1 GNSS Interface Characteristics The following tables list general characteristics of the GNSS interface. Table 19: GNSS properties Parameter Conditions Min. Typical Max. Unit Frequency GPS 1575 1575.42 1585 MHz 1597 1602 1607 -- -- -- 1597 1575.
PAGE 68
Cinterion® ALAS5V Hardware Interface Description Page 68 of 126 3.1 GNSS Interface Characteristics 68 Through the external GNSS antenna DC feeding the module is able to supply an active GNSS antenna. The supply voltage level at the GNSS antenna interface depends on the GNSS configuration.
PAGE 69
Cinterion® ALAS5V Hardware Interface Description Page 69 of 126 4 Operating Characteristics 98 4 Operating Characteristics 4.1 Operating Modes The table below briefly summarizes the various operating modes referred to throughout the document. Table 21: Overview of operating modes Mode Function Normal GSM / GPRS / operation UMTS / HSPA / LTE SLEEP Power saving set automatically when no call is in progress and the USB connection is detached and no active communication via ASC0.
PAGE 70
Cinterion® ALAS5V Hardware Interface Description Page 70 of 126 4.2 Power Up/Power Down Scenarios 98 4.2 Power Up/Power Down Scenarios In general, be sure not to turn on ALAS5V while it is beyond the safety limits of voltage and temperature stated in Section 6.1. ALAS5V immediately switches off after having started and detected these inappropriate conditions. In extreme cases this can cause permanent damage to the module. 4.2.
PAGE 71
Cinterion® ALAS5V Hardware Interface Description Page 71 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.2 Signal States after First Startup Table 22 describes the various states each interface signal passes through after startup and during operation. Signals are in an initial state while the module is initializing. Once the startup initialization has completed, i.e. when the software is running, all signals are in defined state.
PAGE 72
Cinterion® ALAS5V Hardware Interface Description Page 72 of 126 4.2 Power Up/Power Down Scenarios 98 Table 22: Signal states Signal name Pad no.
PAGE 73
Cinterion® ALAS5V Hardware Interface Description Page 73 of 126 4.2 Power Up/Power Down Scenarios 98 Table 22: Signal states Signal name Pad no.
PAGE 74
Cinterion® ALAS5V Hardware Interface Description Page 74 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.3 Turn off or Restart ALAS5V To switch off or restart the module the following procedures may be used: • Software controlled shutdown procedure: Software controlledby sending an AT command over the serial application interface. See Section 4.2.3.1. • Software controlled restart procedure: Software controlled by sending an AT commandover the serial application interface. See Section 4.2.3.2.
PAGE 75
Cinterion® ALAS5V Hardware Interface Description Page 75 of 126 4.2 Power Up/Power Down Scenarios 98 Start shutdown approx. 20s Deregister from network, system shut down PWR_IND Digital outputs VEXT Inputs driven by application BATT + driven by application Figure 31: Signal states during turn-off procedure Note 1: Note 2: 4.2.3.2 VEXT can be used in solutions to prevent back powering (see also Section 2.4.1). It should have a level lower than 0.3V after module shutdown.
PAGE 76
Cinterion® ALAS5V Hardware Interface Description Page 76 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.3.3 Turn off ALAS5V Using IGT Line The IGT line can be configured for use in two different switching modes: You can set the IGT line to switch on the module only, or to switch it on and off. The switching mode is determined by the parameter "MEShutdown/OnIgnition" of the AT^SCFG command.
PAGE 77
Cinterion® ALAS5V Hardware Interface Description Page 77 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.3.4 Turn off or Restart ALAS5V in Case of Emergency Caution: Use the EMERG_OFF line only when, due to serious problems, the software is not responding for more than 5 seconds. Pulling the EMERG_OFF line causes the loss of all information stored in the volatile memory. Therefore, this procedure is intended only for use in case of emergency, e.g.
PAGE 78
Cinterion® ALAS5V Hardware Interface Description Page 78 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.3.5 Overall Shutdown Sequence In case the above described dedicated software or hardware controlled shutdown procedures fail or hang for some reason, it may become necessary to disconnect BATT+ in order to ultimately shut down the module. Figure 35 shows a flow chart that illustrates how an overall shutdown sequence might be implemented. Module switch off...
PAGE 79
Cinterion® ALAS5V Hardware Interface Description Page 79 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.4 Automatic Shutdown Automatic shutdown takes effect if: • The ALAS5V board is exceeding the critical limits of overtemperature or undertemperature • Undervoltage or overvoltage is detected The automatic shutdown procedure is equivalent to the power down initiated with the AT^SMSO command, i.e. ALAS5V logs off from the network and the software enters a secure state avoiding loss of data.
PAGE 80
Cinterion® ALAS5V Hardware Interface Description Page 80 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.4.1 Thermal Shutdown The board temperature is constantly monitored by an internal NTC resistor located on the PCB. The values detected by the NTC resistor are measured directly on the board and therefore, are not fully identical with the ambient temperature. Each time the board temperature goes out of range or back to normal, ALAS5V instantly displays an alert (if enabled).
PAGE 81
Cinterion® ALAS5V Hardware Interface Description Page 81 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.4.2 Deferred Shutdown at Extreme Temperature Conditions In the following cases, automatic shutdown will be deferred if a critical temperature limit is exceeded: • While an emergency call is in progress. • During a two minute guard period after power-up. This guard period has been introduced in order to allow for the user to make an emergency call.
PAGE 82
Cinterion® ALAS5V Hardware Interface Description Page 82 of 126 4.2 Power Up/Power Down Scenarios 98 4.2.4.3 Undervoltage Shutdown If the measured battery voltage is no more sufficient to set up a call the following URC will be presented: ^SBC: Undervoltage. The URC indicates that the module is close to the undervoltage threshold. If undervoltage persists the module keeps sending the URC several times before switching off automatically. This type of URC does not need to be activated by the user.
PAGE 83
Cinterion® ALAS5V Hardware Interface Description Page 83 of 126 4.3 Power Saving 98 4.3 Power Saving ALAS5V is able to reduce its functionality to a minimum (during the so-called SLEEP mode) in order to minimize its current consumption. The following sections explain the module’s network dependent power saving behavior. The power saving behavior is further configurable by AT command: • AT^SCFG= "MEopMode/PwrSave": The power save mode is by default enabled.
PAGE 84
Cinterion® ALAS5V Hardware Interface Description Page 84 of 126 4.3 Power Saving 98 Now, a paging timing cycle consists of the actual fixed length paging plus a variable length pause before the next paging. In the pauses between listening to paging messages, the module resumes power saving, as shown in Figure 36. Figure 36: Power saving and paging in GSM networks The varying pauses explain the different potential for power saving. The longer the pause the less power is consumed.
PAGE 85
Cinterion® ALAS5V Hardware Interface Description Page 85 of 126 4.3 Power Saving 98 4.3.2 Power Saving while Attached to WCDMA Networks The power saving possibilities while attached to a WCDMA network depend on the paging timing cycle of the base station. During normal WCDMA operation, i.e., the module is connected to a WCDMA network, the duration of a paging timing cycle varies. It may be calculated using the following formula: t = 2DRX value * 10 ms (WCDMA frame duration).
PAGE 86
Cinterion® ALAS5V Hardware Interface Description Page 86 of 126 4.3 Power Saving 98 4.3.3 Power Saving while Attached to LTE Networks The power saving possibilities while attached to an LTE network depend on the paging timing cycle of the base station. During normal LTE operation, i.e., the module is connected to an LTE network, the duration of a paging timing cycle varies.
PAGE 87
Cinterion® ALAS5V Hardware Interface Description Page 87 of 126 4.4 Power Supply 98 4.4 Power Supply ALAS5V needs to be connected to a power supply at the SMT application interface - 4 lines BATT+, and GND. There are two separate voltage domains for BATT+: • BATT+_RF with 2 lines for the RF power amplifier supply • BATT+ with 2 lines for the general power management.
PAGE 88
Cinterion® ALAS5V Hardware Interface Description Page 88 of 126 4.4 Power Supply 98 4.4.1 Power Supply Ratings Table 24 and Table 25 assemble various voltage supply and current consumption ratings for the supported modules. Possible ratings are preliminary and will have to be confirmed. Table 24: Voltage supply ratings Description BATT+ Supply voltage Conditions Directly measured at Module. 3.
PAGE 89
Cinterion® ALAS5V Hardware Interface Description Page 89 of 126 4.4 Power Supply 98 Table 25: Current consumption ratings IBATT+ 1 Description Conditions OFF State supply current Power Down Typical rating RTC off USB disconnected 30 USB connected 60 USB disconnected 90 USB connected 120 SLEEP @ DRX=9 (no communication with the module) USB disconnected 1.7 USB suspend 13.2 SLEEP2 @ DRX=5 (no communication with the module) USB disconnected 1.9 USB suspend 13.
PAGE 90
Cinterion® ALAS5V Hardware Interface Description Page 90 of 126 4.4 Power Supply 98 Table 25: Current consumption ratings IBATT+ 1 Description Conditions Average GSM supply current EDGE Data transfer GSM850/900; PCL=5; 1Tx/4Rx ROPR=8 (max. reduction) EDGE Data transfer GSM850/900; PCL=5; 2Tx/3Rx Peak current during GSM transmit burst IBATT+ 1  Average GSM supply current (GNSS on) Typical rating Unit 220 mA ROPR=8 (max.
PAGE 91
Cinterion® ALAS5V Hardware Interface Description Page 91 of 126 4.4 Power Supply 98 Table 25: Current consumption ratings Description IBATT+ 1 Average UMTS supply current Conditions 2  mA USB disconnected 1.6 USB suspend 13.1 SLEEP2 @ DRX=8 Voice calls and (no communication with Data transfers the module) measured 2 @ maximum Pout SLEEP @ DRX=6 (no communication with the module) USB disconnected 1.8 USB suspend 13.3 USB disconnected 2.3 USB suspend 13.
PAGE 92
Cinterion® ALAS5V Hardware Interface Description Page 92 of 126 4.4 Power Supply 98 Table 25: Current consumption ratings Description IBATT+ 1 Conditions 2 Average LTE sup- SLEEP @ "Paging ply current (FDD)5 Occasions" = 256 2 SLEEP @ "Paging Data transfers Occasions" = 128 measured @ maximum Pout SLEEP2 @ "Paging Occasions" = 64 2 SLEEP @ "Paging Occasions" = 32 Typical rating Unit USB disconnected 1.9 mA USB suspend 13.5 USB disconnected 2.3 USB suspend 13.9 USB disconnected 2.
PAGE 93
Cinterion® ALAS5V Hardware Interface Description Page 93 of 126 4.4 Power Supply 98 Table 25: Current consumption ratings Description IBATT+ 1 Conditions 2 Average LTE sup- SLEEP @ "Paging ply current (TDD)5 Occasions" = 256 2 SLEEP @ "Paging Data transfers Occasions" = 128 measured @ maximum Pout SLEEP2 @ "Paging Occasions" = 64 2 SLEEP @ "Paging Occasions" = 32 Typical rating Unit USB disconnected 1.9 mA USB suspend 13.5 USB disconnected 2.3 USB suspend 13.9 USB disconnected 2.
PAGE 94
Cinterion® ALAS5V Hardware Interface Description Page 94 of 126 4.4 Power Supply 98 Table 25: Current consumption ratings Description IBATT+ 1 Average TDSCDMA supply current (GNSS off) Voice call measured @+21dBm IBATT+ 1 Average TDSCDMA supply current (GNSS on) Conditions 2 Typical rating Unit mA SLEEP @ DRX=9 (no communication with the module) USB disconnected 1.6 USB suspend 13.1 SLEEP2 @ DRX=8 (no communication with the module) USB disconnected 1.8 USB suspend 13.
PAGE 95
Cinterion® ALAS5V Hardware Interface Description Page 95 of 126 4.4 Power Supply 98 4.4.2 Minimizing Power Losses When designing the power supply for your application please pay specific attention to power losses. Ensure that the input voltage VBATT+ never drops below 3.3V on the ALAS5V board, not even in a transmit burst where current consumption can rise to typical peaks of 2A. It should be noted that ALAS5V switches off when exceeding these limits.
PAGE 96
Cinterion® ALAS5V Hardware Interface Description Page 96 of 126 4.5 Operating Temperatures 98 4.5 Operating Temperatures Table 26: Board temperature Parameter Min Typ Max Unit Operating temperature range -30 +25 +85 °C Restricted temperature range1 -40 +95 °C >+95 °C 2 Automatic shutdown Temperature measured on ALAS5V board <-40 --- 1. Restricted operation allows normal mode data transmissions for limited time until automatic thermal shutdown takes effect.
PAGE 97
Cinterion® ALAS5V Hardware Interface Description Page 97 of 126 4.6 Electrostatic Discharge 98 4.6 Electrostatic Discharge The module is not protected against Electrostatic Discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates a ALAS5V module.
PAGE 98
Cinterion® ALAS5V Hardware Interface Description Page 98 of 126 4.7 Reliability Characteristics 98 4.7 Reliability Characteristics The test conditions stated below are an extract of the complete test specifications.
PAGE 99
Cinterion® ALAS5V Hardware Interface Description Page 99 of 126 5 Mechanical Dimensions and Mounting 109 5 Mechanical Dimensions and Mounting 5.1 Mechanical Dimensions of ALAS5V Figure 42 shows a 3D view1 of ALAS5V and provides an overview of the board's mechanical dimensions2. For further details see Figure 43. Length: 40mm Width: 36mm Height: 3mm Top view Bottom view Figure 42: ALAS5V – top and bottom view 1. The coloring of the 3D view does not reflect the module’s real color. 2.
PAGE 100
Cinterion® ALAS5V Hardware Interface Description Page 100 of 126 [ [ 5.1 Mechanical Dimensions of ALAS5V 109 5 3 1 0 / . 7 + [ [ * ) ( ' & % $ ERWWRP YLHZ WRS YLHZ QR VROGHU SDGV NHHS DUHD IUHH Figure 43: Dimensions of ALAS5V (all dimensions in mm)  ALAS5V_HID_v01.
PAGE 101
Cinterion® ALAS5V Hardware Interface Description Page 101 of 126 5.2 Mounting ALAS5V onto the Application Platform 109 5.2 Mounting ALAS5V onto the Application Platform This section describes how to mount ALAS5V onto the PCBs, including land pattern and stencil design, board-level characterization, soldering conditions, durability and mechanical handling. For more information on issues related to SMT module integration see also [3].
PAGE 102
Cinterion® ALAS5V Hardware Interface Description Page 102 of 126 5.2 Mounting ALAS5V onto the Application Platform 109 The stencil design illustrated in Figure 45 is recommended by Gemalto M2M as a result of extensive tests with Gemalto M2M Daisy Chain modules.
PAGE 103
Cinterion® ALAS5V Hardware Interface Description Page 103 of 126 5.2 Mounting ALAS5V onto the Application Platform 109 5.2.2 Moisture Sensitivity Level ALAS5V comprises components that are susceptible to damage induced by absorbed moisture. Gemalto M2M’s ALAS5V module complies with the latest revision of the IPC/JEDEC J-STD020 Standard for moisture sensitive surface mount devices and is classified as MSL 4. For additional moisture sensitivity level (MSL) related information see Section 5.2.4. 5.2.3 5.
PAGE 104
Cinterion® ALAS5V Hardware Interface Description Page 104 of 126 5.2 Mounting ALAS5V onto the Application Platform 109 Table 29: Reflow temperature recommendations1 Profile Feature Pb-Free Assembly Preheat & Soak Temperature Minimum (TSmin) Temperature Maximum (TSmax) Time (tSmin to tSmax) (tS) 150°C 200°C 60-120 seconds Average ramp up rate (TL to TP) 3K/second max.
PAGE 105
Cinterion® ALAS5V Hardware Interface Description Page 105 of 126 5.2 Mounting ALAS5V onto the Application Platform 109 5.2.4 Durability and Mechanical Handling 5.2.4.1 Storage Conditions ALAS5V modules, as delivered in tape and reel carriers, must be stored in sealed, moisture barrier anti-static bags. The conditions stated below are only valid for modules in their original packed state in weather protected, non-temperature-controlled storage locations.
PAGE 106
Cinterion® ALAS5V Hardware Interface Description Page 106 of 126 5.2 Mounting ALAS5V onto the Application Platform 109 5.2.4.3 Baking Baking conditions are specified on the moisture sensitivity label attached to each MBB: • It is not necessary to bake ALAS5V, if the conditions specified in Section 5.2.4.1 and Section 5.2.4.2 were not exceeded. • It is necessary to bake ALAS5V, if any condition specified in Section 5.2.4.1 and Section 5.2.4.2 was exceeded.
PAGE 107
Cinterion® ALAS5V Hardware Interface Description Page 107 of 126 5.3 Packaging 109 5.3 Packaging 5.3.1 Trays ALAS5V is shipped in 7 x3 trays as illustrated in Figure 47. The figure also shows the proper module orientation in the trays: The small round hole marking pad A1 is furthest away from the beveled corner of the tray. Beveled corner Pad 1 Figure 47: Shipping tray dimensions 5.3.
PAGE 108
Cinterion® ALAS5V Hardware Interface Description Page 108 of 126 5.3 Packaging 109 Figure 48: Moisture Sensitivity Label  ALAS5V_HID_v01.
PAGE 109
Cinterion® ALAS5V Hardware Interface Description Page 109 of 126 5.3 Packaging 109 MBBs contains desiccant pouches to absorb moisture that may be in the bag. The humidity indicator card described below should be used to determine whether the enclosed components have absorbed an excessive amount of moisture. The desiccant pouches should not be baked or reused once removed from the MBB.
PAGE 110
Cinterion® ALAS5V Hardware Interface Description Page 110 of 126 6 Regulatory and Type Approval Information 117 6 Regulatory and Type Approval Information 6.1 Directives and Standards ALAS5V has been designed to comply with the directives and standards listed below.
PAGE 111
Cinterion® ALAS5V Hardware Interface Description Page 111 of 126 6.1 Directives and Standards 117 Table 33: Standards of European type approval 3GPP TS 51.010-1 Digital cellular telecommunications system (Release 7); Mobile Station (MS) conformance specification; ETSI EN 301 511 V12.5.1 Global System for Mobile communications (GSM); Mobile Stations (MS) equipment; Harmonized Standard covering the essential requirements of article 3.2 of Directive 2014/53/EU GCF-CC V3.
PAGE 112
Cinterion® ALAS5V Hardware Interface Description Page 112 of 126 6.1 Directives and Standards 117 Table 35: Standards of the Ministry of Information Industry of the People’s Republic of China SJ/T 11363-2006 “Requirements for Concentration Limits for Certain Hazardous Substances in Electronic Information Products” (2006-06). SJ/T 11364-2006 “Marking for Control of Pollution Caused by Electronic Information Products” (2006-06).
PAGE 113
Cinterion® ALAS5V Hardware Interface Description Page 113 of 126 6.2 SAR requirements specific to portable mobiles 117 6.2 SAR requirements specific to portable mobiles Mobile phones, PDAs or other portable transmitters and receivers incorporating a GSM module must be in accordance with the guidelines for human exposure to radio frequency energy.
PAGE 114
Cinterion® ALAS5V Hardware Interface Description Page 114 of 126 6.3 Reference Equipment for Type Approval 117 6.3 Reference Equipment for Type Approval The Gemalto M2M general reference setup submitted to type approve ALAS5V is shown in the figure below: Figure 50 illustrates the setup for general tests and evaluation purposes. The evaluation module can be plugged directly onto the so-called “Audio(-Ethernet) Adapter”.
PAGE 115
Cinterion® ALAS5V Hardware Interface Description Page 115 of 126 6.4 Compliance with FCC and ISED Rules and Regulations 117 6.4 Compliance with FCC and ISED Rules and Regulations The Equipment Authorization Certification for the Gemalto M2M modules reference application described in Section 6.
PAGE 116
Cinterion® ALAS5V Hardware Interface Description Page 116 of 126 6.4 Compliance with FCC and ISED Rules and Regulations 117 Table 38: Antenna gain limits for FCC and ISED for ALAS5V-US (TBD.
PAGE 117
Cinterion® ALAS5V Hardware Interface Description Page 117 of 126 6.4 Compliance with FCC and ISED Rules and Regulations 117 If Canadian approval is requested for devices incorporating ALAS5V modules the above note will have to be provided in the English and French language in the final user documentation. Manufacturers/OEM Integrators must ensure that the final user documentation does not contain any information on how to install or remove the module from the final product.
PAGE 118
Cinterion® ALAS5V Hardware Interface Description Page 118 of 126 7 Document Information 123 7 Document Information 7.1 Revision History Preceding document: "Cinterion® ALAS5V Hardware Interface Description" v00.052 New document: "Cinterion® ALAS5V Hardware Interface Description" v01.001 Chapter What is new 1.2 Revised general feature description to specify PCIe interface type. 1.2.2 Revised supported CA configurations listed in Table 2. 2.1.2 Revised note for GPIO7 and GPIO17.
PAGE 119
Cinterion® ALAS5V Hardware Interface Description Page 119 of 126 7.1 Revision History 123 Chapter What is new 6.1 Added Table 32 listing standards of North American type approval. 6.2 Revised section to include US markets. 6.3 Added RF and GNSS antennas used with the approval reference equipment. 6.4 New section Compliance with FCC and ISED Rules and Regulations. 8.1 Added ordering information for ALAS5V-US CIMEI product variant.
PAGE 120
Cinterion® ALAS5V Hardware Interface Description Page 120 of 126 7.2 Related Documents 123 Preceding document: "Cinterion® ALAS5V Hardware Interface Description" v00.006 New document: "Cinterion® ALAS5V Hardware Interface Description" v00.012 Chapter What is new Throughout document Removed mention of RING0 as line with possible remote wakeup functionality. 2.1.2 Added accuracy for ADCx_IN lines. 3 Revised information about the Dead Reckoning Sync Line. 4.2.3.
PAGE 121
Cinterion® ALAS5V Hardware Interface Description Page 121 of 126 7.3 Terms and Abbreviations 123 Abbreviation Description DTX Discontinuous Transmission EDGE Enhanced Data rates for GSM Evolution EGSM Extended GSM EMC Electromagnetic Compatibility ESD Electrostatic Discharge ETS European Telecommunication Standard ETSI European Telecommunications Standards Institute FCC Federal Communications Commission (U.S.
PAGE 122
Cinterion® ALAS5V Hardware Interface Description Page 122 of 126 7.
PAGE 123
Cinterion® ALAS5V Hardware Interface Description Page 123 of 126 7.4 Safety Precaution Notes 123 7.4 Safety Precaution Notes The following safety precautions must be observed during all phases of the operation, usage, service or repair of any cellular terminal or mobile incorporating ALAS5V. Manufacturers of the cellular terminal are advised to convey the following safety information to users and operating personnel and to incorporate these guidelines into all manuals supplied with the product.
PAGE 124
Cinterion® ALAS5V Hardware Interface Description Page 124 of 126 8 Appendix 125 8 Appendix 8.
PAGE 125
Cinterion® ALAS5V Hardware Interface Description Page 125 of 126 8.1 List of Parts and Accessories 125 Table 40: Molex sales contacts (subject to change) Molex For further information please click: http://www.molex.com Molex Deutschland GmbH Otto-Hahn-Str. 1b 69190 Walldorf Germany Phone: +49-6227-3091-0 Fax: +49-6227-3091-8100 Email: mxgermany@molex.com American Headquarters Lisle, Illinois 60532 U.S.A.
PAGE 126
About Gemalto Since 1996, Gemalto has been pioneering groundbreaking M2M and IoT products that keep our customers on the leading edge of innovation. We work closely with global mobile network operators to ensure that Cinterion® modules evolve in sync with wireless networks, providing a seamless migration path to protect your IoT technology investment.