Datasheet

Low Noise, Precision
Operational Amplifier
Data Sheet
OP27
Rev. H Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1981–2015 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Low noise: 80 nV p-p (0.1 Hz to 10 Hz), 3 nV/√Hz
Low drift: 0.2 µV/°C
High speed: 2.8 V/µs slew rate, 8 MHz gain bandwidth
Low V
OS
: 10 µV
CMRR: 126 dB at VCM of ±11 V
High open-loop gain: 1.8 million
Available in die form
GENERAL DESCRIPTION
The OP27 precision operational amplifier combines the low
offset and drift of the
OP07 with both high speed and low noise.
Offsets down to 25 µV and maximum drift of 0.6 µV/°C make
the
OP27 ideal for precision instrumentation applications. Low
noise, e
n
= 3.5 nV/√Hz, at 10 Hz, a low 1/f noise corner
frequency of 2.7 Hz, and high gain (1.8 million), allow accurate
high-gain amplification of low-level signals. A gain bandwidth
product of 8 MHz and a 2.8 V/µs slew rate provide excellent
dynamic accuracy in high speed, data-acquisition systems.
A low input bias current of ±10 nA is achieved by use of a bias
current cancellation circuit. Over the military temperature
range, this circuit typically holds I
B
and I
OS
to ±20 nA and 15 nA,
respectively.
The output stage has good load driving capability. A guaranteed
swing of ±10 V into 600 Ω and low output distortion make the
OP27 an excellent choice for professional audio applications.
(Continued on Page 3)
PIN CONFIGURATIONS
V+
OUT
NC
4V– (CASE)
BAL
BAL 1
–IN 2
+IN 3
OP27
NC = NO CONNECT
00317-001
Figure 1. 8-Lead TO-99 (J-Suffix)
8
7
6
5
1
2
3
4
NC = NO CONNECT
V
OS
TRIM
–IN
+IN
V
OS
TRIM
V+
OUT
NCV–
OP27
00317-002
Figure 2. 8-Lead CERDIP – Glass Hermetic Seal (Z-Suffix),
8-Lead PDIP (P-Suffix), and 8-Lead SOIC (S-Suffix)
FUNCTIONAL BLOCK DIAGRAM
V
OS
ADJ.
NONINVERTING
INPUT (+)
INVERTING
INPUT (
–)
V–
V+
Q2B
R2
1
Q3
Q2A
Q1A Q1B
R4
R1
1
R3
1 8
.
R1 AND R2 ARE PERMANENTLY
ADJUSTED AT WAFER TEST FOR
MINIMUM OFFSET VOLTAGE
1
Q6
Q21
C2
R23 R24
Q23
Q24
Q22
R5
Q11 Q12
Q27 Q28
C1
R9
R12
C3 C4
Q26
Q20 Q19
Q46
Q45
OUTPUT
00317-003
Figure 3.

Summary of content (21 pages)